loadpatents
name:-0.0070691108703613
name:-0.020896196365356
name:-0.0026688575744629
Sakashita; Kazuhiro Patent Filings

Sakashita; Kazuhiro

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sakashita; Kazuhiro.The latest application filed is for "rocker bogie".

Company Profile
1.19.5
  • Sakashita; Kazuhiro - Tokyo JP
  • Sakashita; Kazuhiro - Hyogo-ken JP
  • Sakashita; Kazuhiro - Itami JP
  • Sakashita; Kazuhiro - Hyogo JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Rocker bogie
Grant 10,336,380 - Sakashita , et al.
2019-07-02
Rocker Bogie
App 20180072355 - Sakashita; Kazuhiro ;   et al.
2018-03-15
Broadcast Receiving Device And Program Selecting Method
App 20130014167 - SAKASHITA; Kazuhiro ;   et al.
2013-01-10
Broadcast receiving device and program selecting method
Grant 8,300,155 - Sakashita , et al. October 30, 2
2012-10-30
Broadcast Receiving Device And Program Selecting Method
App 20120254916 - SAKASHITA; Kazuhiro ;   et al.
2012-10-04
Broadcast Receiving Device and Program Selecting Method
App 20100091192 - Sakashita; Kazuhiro ;   et al.
2010-04-15
Liquid crystal display device
App 20060232544 - Sakashita; Kazuhiro
2006-10-19
Integrated circuit device comprising a plurality of functional modules each performing predetermined function
Grant 5,911,039 - Hashizume , et al. June 8, 1
1999-06-08
Master-slave bistable latch with clock input control
Grant 5,703,513 - Hashizume , et al. December 30, 1
1997-12-30
Semiconductor integrated circuit and method of designing same
Grant 5,633,806 - Yusa , et al. May 27, 1
1997-05-27
Semiconductor integrated device with an improved performance
Grant 5,621,694 - Sakugawa , et al. April 15, 1
1997-04-15
Method of manufacturing a semiconductor integrated circuit device, and an electronic circuit device
Grant 5,384,275 - Sakashita January 24, 1
1995-01-24
Integrated circuit device having a geometry to enhance fabrication and testing and manufacturing method thereof
Grant 5,319,224 - Sakashita , et al. June 7, 1
1994-06-07
Semiconductor integrated circuit having annular power supply with plural lines
Grant 5,315,182 - Sakashita , et al. May 24, 1
1994-05-24
Scan path system and an integrated circuit device using the same
Grant 5,260,949 - Hashizume , et al. November 9, 1
1993-11-09
Semiconductor integrated circuit device comprising scan paths having individual controllable bypasses
Grant 5,150,044 - Hashizume , et al. September 22, 1
1992-09-22
Scan test circuit and semiconductor integrated circuit device using the same
Grant 5,130,647 - Sakashita , et al. July 14, 1
1992-07-14
Circuit for transparent scan path testing of integrated circuit devices
Grant 4,995,039 - Sakashita , et al. February 19, 1
1991-02-19
Semiconductor integrated circuit device having input/output buffer cells each comprising a plurality of transistor regions arranged in a single line
Grant 4,992,845 - Arakawa , et al. February 12, 1
1991-02-12
Semiconductor intergrated circuit device
Grant 4,870,345 - Tomioka , et al. September 26, 1
1989-09-26
Semiconductor integrated circuit device
Grant 4,864,579 - Kishida , et al. September 5, 1
1989-09-05
Semiconductor integrated circuit apparatus
Grant 4,856,002 - Sakashita , et al. August 8, 1
1989-08-08
Semiconductor integrated circuit device having rest function
Grant 4,780,666 - Sakashita , et al. October 25, 1
1988-10-25
Semiconductor memory device with a controlled precharging arrangement
Grant 4,644,500 - Yonezu , et al. February 17, 1
1987-02-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed