Sakai; Tetsushi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Sakai; Tetsushi.The latest application filed is for "semiconductor substrate, semiconductor device and process for producing semiconductor substrate".

Company Profile

0.11.3

Sakai; Tetsushi - Yokohama JP
Sakai; Tetsushi - Atsugi-shi JP
Sakai; Tetsushi - Atsugi JP
Sakai; Tetsushi - Kanagawa JP
Sakai; Tetsushi - Sayama JP
Sakai; Tetsushi - Atugi JP
Sakai; Tetsushi - Tachikawa JP
Sakai; Tetsushi - Tokyo JA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor substrate, semiconductor device and process for producing semiconductor substrate App 20070126034 - Sakai; Tetsushi ; et al.	2007-06-07
Semiconductor device and semiconductor device manufacturing method App 20070075317 - Kato; Juri ; et al.	2007-04-05
Semiconductor device and semiconductor device manufacturing method App 20070018246 - Kato; Juri ; et al.	2007-01-25
Semiconductor device Grant 6,229,165 - Sakai , et al. May 8, 2	2001-05-08
Method of manufacturing SOI substrate Grant 5,989,981 - Nakashima , et al. November 23, 1	1999-11-23
Semiconductor device of MOS structure having p-type gate electrode Grant 5,189,504 - Nakayama , et al. February 23, 1	1993-02-23
Bipolar transistors Grant 4,920,401 - Sakai , et al. April 24, 1	1990-04-24
Bipolar transistor and method of manufacturing the same Grant 4,780,427 - Sakai , et al. October 25, 1	1988-10-25
Bipolar transistors having vertically arrayed collector-base-emitter with novel polycrystalline base electrode surrounding island emitter and method of making same Grant 4,531,282 - Sakai , et al. July 30, 1	1985-07-30
Method of making semiconductor devices Grant 4,379,001 - Sakai , et al. April 5, 1	1983-04-05
Semiconductor devices and method of manufacturing the same Grant 4,188,707 - Asano , et al. February 19, 1	1980-02-19
Semiconductor integrated circuit devices having inverted frustum-shape contact layers Grant 4,128,845 - Sakai December 5, 1	1978-12-05
Insulated gate type field effect transistors Grant 4,074,300 - Sakai , et al. February 14, 1	1978-02-14
Semiconductor Device And Method Of Producing The Same Grant 3,640,806 - Watanabe , et al. February 8, 1	1972-02-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.