loadpatents
name:-0.031979084014893
name:-0.02495002746582
name:-0.0056989192962646
Saint-Laurent; Martin Patent Filings

Saint-Laurent; Martin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Saint-Laurent; Martin.The latest application filed is for "apparatus and methods for reducing clock-ungating induced voltage droop".

Company Profile
5.28.29
  • Saint-Laurent; Martin - Austin TX
  • Saint-Laurent; Martin - San Diego CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus and methods for reducing clock-ungating induced voltage droop
Grant 11,347,256 - Saint-Laurent , et al. May 31, 2
2022-05-31
Differential current sensing with robust path, voltage offset removal and process, voltage, temperature (PVT) tolerance
Grant 11,047,946 - Dang , et al. June 29, 2
2021-06-29
Apparatus And Methods For Reducing Clock-ungating Induced Voltage Droop
App 20210124387 - SAINT-LAURENT; Martin ;   et al.
2021-04-29
Apparatus and methods for reducing clock-ungating induced voltage droop
Grant 10,890,937 - Saint-Laurent , et al. January 12, 2
2021-01-12
Differential Current Sensing With Robust Path, Voltage Offset Removal And Process, Voltage, Temperature (pvt) Tolerance
App 20190346528 - DANG; Nam ;   et al.
2019-11-14
Apparatus and methods for reducing clock-ungating induced voltage droop
Grant 10,409,317 - Saint-Laurent , et al. Sept
2019-09-10
Temporal temperature sensor position offset error correction
Grant 10,309,838 - Merrikh , et al.
2019-06-04
Apparatus And Methods For Reducing Clock-ungating Induced Voltage Droop
App 20190086946 - SAINT-LAURENT; Martin ;   et al.
2019-03-21
Apparatus And Methods For Reducing Clock-ungating Induced Voltage Droop
App 20180348809 - Saint-Laurent; Martin ;   et al.
2018-12-06
Temporal Temperature Sensor Position Offset Error Correction
App 20180066998 - MERRIKH; Ali Akbar ;   et al.
2018-03-08
System and method for reducing cross coupling effects
Grant 9,785,601 - Mohammad , et al. October 10, 2
2017-10-10
Flip-flop with reduced retention voltage
Grant 9,673,786 - Rasouli , et al. June 6, 2
2017-06-06
Voltage regulator with variable impedance element
Grant 9,417,643 - Saint-Laurent , et al. August 16, 2
2016-08-16
System And Method For Reducing Cross Coupling Effects
App 20160162432 - Mohammad; Baker S. ;   et al.
2016-06-09
Multiple critical paths having different threshold voltages in a single processor core
Grant 9,348,402 - Zanotelli , et al. May 24, 2
2016-05-24
Length-of-diffusion protected circuit and method of design
Grant 9,093,995 - Bellur , et al. July 28, 2
2015-07-28
Oscillator based frequency locked loop
Grant 8,994,458 - Saint-Laurent March 31, 2
2015-03-31
Data storage for voltage domain crossings
Grant 8,995,207 - Koob , et al. March 31, 2
2015-03-31
Length-of-diffusion Protected Circuit And Method Of Design
App 20140354338 - Bellur; Kashyap Ramachandra ;   et al.
2014-12-04
Flip-flop With Reduced Retention Voltage
App 20140306735 - Rasouli; Seid Hadi ;   et al.
2014-10-16
Voltage Regulator
App 20140266143 - Saint-Laurent; Martin ;   et al.
2014-09-18
Digitally Assisted Regulation For An Integrated Capless Low-dropout (ldo) Voltage Regulator
App 20140266103 - Wang; Yuhe ;   et al.
2014-09-18
Oscillator Based Frequency Locked Loop
App 20130113530 - Saint-Laurent; Martin
2013-05-09
System And Method For Reducing Cross Coupling Effects
App 20130076424 - Mohammad; Baker S. ;   et al.
2013-03-28
Thread allocation and clock cycle adjustment in an interleaved multi-threaded processor
Grant 8,397,238 - Venkumahanti , et al. March 12, 2
2013-03-12
Data Storage for Voltage Domain Crossings
App 20130039133 - Koob; Christopher Edward ;   et al.
2013-02-14
Systems and methods using improved clock gating cells
Grant 8,030,982 - Datta , et al. October 4, 2
2011-10-04
Circuits and methods for sleep state leakage current reduction
Grant 7,996,695 - Saint-Laurent , et al. August 9, 2
2011-08-09
Logic device and method supporting scan test
Grant 7,992,062 - Saint-Laurent , et al. August 2, 2
2011-08-02
Thread Allocation and Clock Cycle Adjustment in an Interleaved Multi-Threaded Processor
App 20110138393 - Venkumahanti; Suresh K. ;   et al.
2011-06-09
Glitch-free clock signal multiplexer circuit and method of operation
Grant 7,911,239 - Saint-Laurent , et al. March 22, 2
2011-03-22
Clock gating system and method
Grant 7,902,878 - Saint-Laurent , et al. March 8, 2
2011-03-08
Circuit device and method of measuring clock jitter
Grant 7,816,960 - Saint-Laurent , et al. October 19, 2
2010-10-19
Sequential circuit element including a single clocked transistor
Grant 7,746,137 - Saint-Laurent , et al. June 29, 2
2010-06-29
Latch structure and self-adjusting pulse generator using the latch
Grant 7,724,058 - Saint-Laurent , et al. May 25, 2
2010-05-25
Systems and Methods Using Improved Clock Gating Cells
App 20100109747 - Datta; Animesh ;   et al.
2010-05-06
Clock Gating System and Method
App 20090267649 - Saint-Laurent; Martin ;   et al.
2009-10-29
Circuits and Methods for Sleep State Leakage Current Reduction
App 20090210728 - Saint-Laurent; Martin ;   et al.
2009-08-20
Circuit device and method of controlling a voltage swing
Grant 7,567,096 - Mohammad , et al. July 28, 2
2009-07-28
Latch Structure and Self-Adjusting Pulse Generator Using the Latch
App 20090108895 - Saint-Laurent; Martin ;   et al.
2009-04-30
Sequential Circuit Element Including A Single Clocked Transistor
App 20090058463 - Saint-Laurent; Martin ;   et al.
2009-03-05
Circuit Device and Method of Measuring Clock Jitter
App 20090039867 - Saint-Laurent; Martin ;   et al.
2009-02-12
Circuit Device and Method of Controlling a Voltage Swing
App 20080231322 - Mohammad; Baker ;   et al.
2008-09-25
Clock distribution network using feedback for skew compensation and jitter filtering
Grant 7,317,342 - Saint-Laurent January 8, 2
2008-01-08
Logic device and method supporting scan test
App 20070300108 - Saint-Laurent; Martin ;   et al.
2007-12-27
Glitch-free clock signal multiplexer circuit and method of operation
App 20070290725 - Saint-Laurent; Martin ;   et al.
2007-12-20
Clock distribution network using feedback for skew compensation and jitter filtering
App 20060006918 - Saint-Laurent; Martin
2006-01-12
Clock distribution network using feedback for skew compensation and jitter filtering
Grant 6,943,610 - Saint-Laurent September 13, 2
2005-09-13
Clock distribution network using feedback for skew compensation and jitter filtering
App 20030197537 - Saint-Laurent, Martin
2003-10-23
Variable-delay element with an inverter and a digitally adjustable resistor
Grant 6,573,777 - Saint-Laurent , et al. June 3, 2
2003-06-03
Variable-delay element
App 20030001649 - Saint-Laurent, Martin ;   et al.
2003-01-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed