loadpatents
name:-0.0077018737792969
name:-0.0073771476745605
name:-0.00050091743469238
Saha; Samar Patent Filings

Saha; Samar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Saha; Samar.The latest application filed is for "transistor structure and method with an epitaxial layer over multiple halo implants".

Company Profile
0.9.7
  • Saha; Samar - Milpitas CA
  • Saha; Samar - Martinez CA US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features
Grant 9,548,087 - Tran , et al. January 17, 2
2017-01-17
Transistor structure and method with an epitaxial layer over multiple halo implants
Grant 9,299,702 - Saha March 29, 2
2016-03-29
Transistor Structure And Method With An Epitaxial Layer Over Multiple Halo Implants
App 20150084108 - Saha; Samar
2015-03-26
Systems And Methods Of Non-volatile Memory Sensing Including Selective/differential Threshold Voltage Features
App 20140293724 - TRAN; Hieu Van ;   et al.
2014-10-02
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features
Grant 8,693,274 - Tran , et al. April 8, 2
2014-04-08
Systems And Methods Of Non-volatile Memory Sensing Including Selective/differential Threshold Voltage Features
App 20130163363 - TRAN; Hieu Van ;   et al.
2013-06-27
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features
Grant 8,385,147 - Tran , et al. February 26, 2
2013-02-26
Systems And Methods Of Non-Volatile Memory Sensing Including Selective/Differential Threshold Voltage Features
App 20110242921 - Tran; Hieu Van ;   et al.
2011-10-06
Reduced gate length transistor structures and methods for fabricating the same
App 20010009792 - Bothra, Subhas ;   et al.
2001-07-26
Fabrication of semiconductor structure having two levels of buried regions
Grant 5,899,714 - Farrenkopf , et al. May 4, 1
1999-05-04
Semiconductor structure having two levels of buried regions
Grant 5,889,315 - Farrenkopf , et al. March 30, 1
1999-03-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed