loadpatents
name:-0.0098319053649902
name:-0.0087671279907227
name:-0.00041007995605469
Saggio; Mario Patent Filings

Saggio; Mario

Patent Applications and Registrations

Patent applications and USPTO patent grants for Saggio; Mario.The latest application filed is for "process for manufacturing a schottky contact on a semiconductor substrate".

Company Profile
0.7.7
  • Saggio; Mario - Aci Castello IT
  • Saggio; Mario - Acicastello IT
  • Saggio, Mario - Acicastello CT
  • Saggio; Mario - Catania IT
  • Saggio, Mario - Aci Castello CT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Process for manufacturing a schottky contact on a semiconductor substrate
App 20060183267 - Roccaforte; Fabrizio ;   et al.
2006-08-17
Integrated device with Schottky diode and MOS transistor and related manufacturing process
Grant 7,071,062 - Saggio , et al. July 4, 2
2006-07-04
Integrated device with Schottky diode and MOS transistor and related manufacturing process
App 20050118766 - Saggio, Mario ;   et al.
2005-06-02
Integrated device with Schottky diode and MOS transistor and related manufacturing process
Grant 6,841,836 - Saggio , et al. January 11, 2
2005-01-11
Semiconductor device for electro-optic applications, method for manufacturing said device and corresponding semiconductor laser device
Grant 6,828,598 - Coffa , et al. December 7, 2
2004-12-07
Integrated device with Schottky diode and MOS transistor and related manufacturing process
App 20040140512 - Saggio, Mario ;   et al.
2004-07-22
Method for manufacturing isolating structures
Grant 6,762,112 - Raineri , et al. July 13, 2
2004-07-13
Method of fabricating electronic devices integrated in semiconductor substrates provided with gettering sites, and a device fabricated by the method
Grant 6,709,955 - Saggio , et al. March 23, 2
2004-03-23
Method for manufacturing isolating structures
App 20030003680 - Raineri, Vito ;   et al.
2003-01-02
Method for manufacturing electronic devices in semiconductor substrates provided with gettering sites
Grant 6,451,672 - Caruso , et al. September 17, 2
2002-09-17
Silicon improved schottky barrier diode
App 20020105007 - Saggio, Mario ;   et al.
2002-08-08
MOS technology power device
Grant 6,404,010 - Saggio , et al. June 11, 2
2002-06-11
MOS technology power device
App 20020014671 - Saggio, Mario ;   et al.
2002-02-07
Method of fabricating electronic devices integrated in semiconductor substrates provided with gettering sites, and a device fabricated by the method
App 20020001923 - Saggio, Mario ;   et al.
2002-01-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed