ROUSE; Richard P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for ROUSE; Richard P..The latest application filed is for "magneto-optical modulator-based system for transferring quantum information".

Company Profile

3.9.7

ROUSE; Richard P. - Kirkland WA
ROUSE; Richard P. - Seattle WA
Rouse; Richard P. - Bellevue WA
Rouse; Richard P. - Sunnyvale CA
Rouse; Richard P. - Dallas TX
Rouse; Richard P. - Santa Clara CA
Rouse; Richard P. - San Francisco CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Magneto-optical Modulator-based System For Transferring Quantum Information App 20220236593 - KARINOU; Foteini ; et al.	2022-07-28
Rf Functional Probe App 20220196724 - KIMES; Seth ; et al.	2022-06-23
RF functional probe Grant 11,360,140 - Kimes , et al. June 14, 2	2022-06-14
Method of forming superconducting layers and traces Grant 11,114,602 - Rouse , et al. September 7, 2	2021-09-07
Superconducting Apparatus Including Superconducting Layers And Traces App 20200243743 - Rouse; Richard P. ; et al.	2020-07-30
Method of forming superconducting apparatus including superconducting layers and traces Grant 10,651,362 - Rouse , et al.	2020-05-12
Superconducting Apparatus Including Superconducting Layers And Traces App 20190097118 - Rouse; Richard P. ; et al.	2019-03-28
Porting Analog Circuit Designs App 20100275170 - Subramanian; Narayanasamy ; et al.	2010-10-28
Gate sidewall spacer and method of manufacture therefor Grant 7,790,561 - Rouse , et al. September 7, 2	2010-09-07
Novel gate sidewall spacer and method of manufacture therefor App 20070004156 - Rouse; Richard P. ; et al.	2007-01-04
Wafer bonded MOS decoupling capacitor Grant 7,064,043 - Rouse June 20, 2	2006-06-20
Wafer bonded MOS decoupling capacitor App 20060128092 - Rouse; Richard P.	2006-06-15
Method of making recessed source drains to reduce fringing capacitance Grant 6,531,347 - Huster , et al. March 11, 2	2003-03-11
Non-uniform channel profile via enhanced diffusion Grant 6,503,801 - Rouse , et al. January 7, 2	2003-01-07
Oxygen implantation for reduction of junction capacitance in MOS transistors Grant 6,475,868 - Hao , et al. November 5, 2	2002-11-05
Dual spacer method of forming CMOS transistors with substantially the same sub 0.25 micron gate length Grant 6,306,702 - Hao , et al. October 23, 2	2001-10-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.