Rouh; Kyong Bong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rouh; Kyong Bong.The latest application filed is for "method for fabricating semiconductor device including silicon-containing layer and metal-containing layer, and conductive structure of the same".

Company Profile

0.19.17

Rouh; Kyong Bong - Icheon-si Gyeonggi-do KR
Rouh; Kyong-Bong - Gyeonggi-do KR
Rouh; Kyong Bong - Icheon-si KR
Rouh; Kyong Bong - Seoul N/A KR
Rouh; Kyong Bong - Goyang-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor devices having polysilicon gate patterns and methods of fabricating the same Grant 9,553,159 - Rouh , et al. January 24, 2	2017-01-24
Method for fabricating semiconductor device including silicon-containing layer and metal-containing layer, and conductive structure of the same Grant 9,418,891 - Rouh , et al. August 16, 2	2016-08-16
Transistor with recess gate and method for fabricating the same Grant 9,368,586 - Rouh , et al. June 14, 2	2016-06-14
CMOS circuit and method for fabricating the same Grant 9,318,390 - Rouh , et al. April 19, 2	2016-04-19
Method For Fabricating Semiconductor Device Including Silicon-containing Layer And Metal-containing Layer, And Conductive Structure Of The Same App 20160093527 - ROUH; Kyong-Bong ; et al.	2016-03-31
Semiconductor Devices Having Polysilicon Gate Patterns And Methods Of Fabricating The Same App 20160056258 - ROUH; Kyong Bong ; et al.	2016-02-25
Method for fabricating semiconductor device including silicon-containing layer and metal-containing layer, and conductive structure of the same Grant 9,236,263 - Rouh , et al. January 12, 2	2016-01-12
Cmos Circuit And Method For Fabricating The Same App 20150155207 - ROUH; Kyong-Bong ; et al.	2015-06-04
CMOS circuit and method for fabricating the same Grant 8,981,486 - Rouh , et al. March 17, 2	2015-03-17
Method for forming impurity region of vertical transistor and method for fabricating vertical transistor using the same Grant 8,912,064 - Eun , et al. December 16, 2	2014-12-16
Method for forming impurity region of vertical transistor and method for fabricating vertical transistor using the same Grant 8,859,370 - Eun , et al. October 14, 2	2014-10-14
Cmos Circuit And Method For Fabricating The Same App 20140183650 - ROUH; Kyong-Bong ; et al.	2014-07-03
Method For Fabricating Semiconductor Device Including Silicon-containing Layer And Metal-containing Layer, And Conductive Structure Of The Same App 20140030884 - ROUH; Kyong-Bong ; et al.	2014-01-30
Transistor With Recess Gate And Method For Fabricating The Same App 20140001541 - ROUH; Kyong-Bong ; et al.	2014-01-02
Method For Forming Impurity Region Of Vertical Transistor And Method For Fabricating Vertical Transistor Using The Same App 20130288442 - EUN; Yong Seok ; et al.	2013-10-31
Method For Forming Impurity Region Of Vertical Transistor And Method For Fabricating Vertical Transistor Using The Same App 20130288441 - EUN; Yong Seok ; et al.	2013-10-31
Method for manufacturing vertical transistor having buried junction Grant 8,513,103 - Park , et al. August 20, 2	2013-08-20
Method for forming impurity region of vertical transistor and method for fabricating vertical transistor using the same Grant 8,481,390 - Eun , et al. July 9, 2	2013-07-09
Method for opening one-side contact region of vertical transistor and method for fabricating one-side junction region using the same Grant 8,481,431 - Rouh , et al. July 9, 2	2013-07-09
Semiconductor Devices Having Polysilicon Gate Patterns And Methods Of Fabricating The Same App 20130161767 - ROUH; Kyong Bong ; et al.	2013-06-27
Methods of fabricating a dual polysilicon gate and methods of fabricating a semiconductor device using the same Grant 8,470,664 - Rouh , et al. June 25, 2	2013-06-25
Semiconductor memory device having vertical transistor and buried bit line and method for fabricating the same Grant 8,431,981 - Kim , et al. April 30, 2	2013-04-30
Methods Of Fabricating A Semiconductor Device Having Low Contact Resistance App 20120208335 - ROUH; Kyong Bong ; et al.	2012-08-16
Method For Opening One-side Contact Region Of Vertical Transistor And Method For Fabricating One-side Junction Region Using The Same App 20120208364 - ROUH; Kyong Bong ; et al.	2012-08-16
Methods Of Fabricating A Dual Polysilicon Gate And Methods Of Fabricating A Semiconductor Device Using The Same App 20120208334 - ROUH; Kyong Bong ; et al.	2012-08-16
Vertical Transistor Having Buried Junction And Method For Manufacturing The Same App 20120112270 - PARK; Eun Shil ; et al.	2012-05-10
Semiconductor Memory Device Having Vertical Transistor And Buried Bit Line And Method For Fabricating The Same App 20120007171 - KIM; Baek Mann ; et al.	2012-01-12
Method For Forming Impurity Region Of Vertical Transistor And Method For Fabricating Vertical Transistor Using The Same App 20110306192 - EUN; Yong Seok ; et al.	2011-12-15
Apparatus and method for partial ion implantation Grant 7,728,312 - Rouh , et al. June 1, 2	2010-06-01
Apparatus and Method for Partial Ion Implantation App 20090001291 - Rouh; Kyong Bong ; et al.	2009-01-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.