Rothwell; Mary B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rothwell; Mary B..The latest application filed is for "bump bonded cryogenic chip carrier".

Company Profile

7.17.17

Rothwell; Mary B. - Ridgefield CT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Bump bonded cryogenic chip carrier Grant 10,734,567 - Abraham , et al.	2020-08-04
Bump bonded cryogenic chip carrier Grant 10,727,391 - Abraham , et al.	2020-07-28
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Grant 10,304,004 - Chow , et al.	2019-05-28
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Grant 10,304,005 - Chow , et al.	2019-05-28
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Grant 10,289,960 - Chow , et al.	2019-05-14
Bump Bonded Cryogenic Chip Carrier App 20190131509 - Abraham; David W. ; et al.	2019-05-02
Qubits By Selective Laser-modulated Deposition App 20190109273 - Abraham; David W. ; et al.	2019-04-11
Bump Bonded Cryogenic Chip Carrier App 20190103541 - Abraham; David W. ; et al.	2019-04-04
Qubits by selective laser-modulated deposition Grant 10,170,680 - Abraham , et al. J	2019-01-01
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Grant 10,169,714 - Chow , et al. J	2019-01-01
Modular Array Of Vertically Integrated Superconducting Qubit Devices For Scalable Quantum Computing App 20180232655 - CHOW; Jerry M. ; et al.	2018-08-16
Modular Array Of Vertically Integrated Superconducting Qubit Devices For Scalable Quantum Computing App 20180137429 - CHOW; Jerry M. ; et al.	2018-05-17
Modular Array Of Vertically Integrated Superconducting Qubit Devices For Scalable Quantum Computing App 20180137430 - CHOW; Jerry M. ; et al.	2018-05-17
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Grant 9,953,269 - Chow , et al. April 24, 2	2018-04-24
Modular Array Of Vertically Integrated Superconducting Qubit Devices For Scalable Quantum Computing App 20170213143 - Chow; Jerry M. ; et al.	2017-07-27
Qubits By Selective Laser-modulated Deposition App 20170072504 - Abraham; David W. ; et al.	2017-03-16
Modular Array Of Vertically Integrated Superconducting Qubit Devices For Scalable Quantum Computing App 20170061317 - Chow; Jerry M. ; et al.	2017-03-02
Modular array of vertically integrated superconducting qubit devices for scalable quantum computing Grant 9,524,470 - Chow , et al. December 20, 2	2016-12-20
Modular Array Of Vertically Integrated Superconducting Qubit Devices For Scalable Quantum Computing App 20160364653 - Chow; Jerry M. ; et al.	2016-12-15
Magnetic spin shift register memory Grant 8,518,718 - Joseph , et al. August 27, 2	2013-08-27
Magnetic spin shift register memory Grant 8,467,221 - Joseph , et al. June 18, 2	2013-06-18
Magnetic Spin Shift Register Memory App 20130005053 - Joseph; Eric A. ; et al.	2013-01-03
Formation of vertical devices by electroplating Grant 8,247,905 - Deligianni , et al. August 21, 2	2012-08-21
Magnetic Spin Shift Register Memory App 20120008362 - Joseph; Eric A. ; et al.	2012-01-12
Structures And Methods For Low-k Or Ultra Low-k Interlayer Dielectric Pattern Transfer App 20100196806 - Bucchignano; James J. ; et al.	2010-08-05
Structures and methods for low-k or ultra low-k interlayer dielectric pattern transfer Grant 7,695,897 - Bucchignano , et al. April 13, 2	2010-04-13
Formation Of Vertical Devices By Electroplating App 20090294989 - Deligianni; Hariklia ; et al.	2009-12-03
Formation of vertical devices by electroplating Grant 7,608,538 - Deligianni , et al. October 27, 2	2009-10-27
Lock And Key Structure For Three-dimentional Chip Connection And Process Thereof App 20090197390 - Rothwell; Mary B. ; et al.	2009-08-06
Lock and key structure for three-dimensional chip connection and process thereof Grant 7,566,632 - Rothwell , et al. July 28, 2	2009-07-28
Formation Of Vertical Devices By Electroplating App 20080166874 - Deligianni; Hariklia ; et al.	2008-07-10
Structures and methods for low-k or ultra low-k interlayer dielectric pattern transfer App 20070259291 - Bucchignano; James J. ; et al.	2007-11-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.