loadpatents
Patent applications and USPTO patent grants for Roth; Charles P..The latest application filed is for "aligning instructions using a variable width instruction alignment engine".
Patent | Date |
---|---|
Cycling shoe Grant D645,652 - Torrance , et al. September 27, 2 | 2011-09-27 |
Cycling shoe Grant D636,983 - Torrance , et al. May 3, 2 | 2011-05-03 |
Multi-cycle instructions Grant 7,472,259 - Overkamp , et al. December 30, 2 | 2008-12-30 |
Efficient emulation instruction dispatch based on instruction width Grant 7,366,876 - Roth , et al. April 29, 2 | 2008-04-29 |
Variable width alignment engine for aligning instructions based on transition between buffers Grant 7,360,059 - Tomazin , et al. April 15, 2 | 2008-04-15 |
Early exception detection Grant 7,272,705 - Revilla , et al. September 18, 2 | 2007-09-18 |
Data synchronization for a test access port Grant 7,168,032 - Roth , et al. January 23, 2 | 2007-01-23 |
FIFO write/LIFO read trace buffer with software and hardware loop compression Grant 7,155,570 - Singh , et al. December 26, 2 | 2006-12-26 |
Controlling the timing of test modes in a multiple processor system Grant 7,100,033 - Roth , et al. August 29, 2 | 2006-08-29 |
Aligning instructions using a variable width alignment engine having an intelligent buffer refill mechanism Grant 7,082,516 - Tomazin , et al. July 25, 2 | 2006-07-25 |
Aligning instructions using a variable width instruction alignment engine App 20060149928 - Tomazin; Thomas ;   et al. | 2006-07-06 |
Decode and dispatch of multi-issue and multiple width instructions Grant 7,069,420 - Overkamp , et al. June 27, 2 | 2006-06-27 |
Hardware loops and pipeline system using advanced generation of loop parameters Grant 7,065,636 - Inoue , et al. June 20, 2 | 2006-06-20 |
Programmable power transition counter App 20060107077 - Roth; Charles P. ;   et al. | 2006-05-18 |
Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages App 20060101230 - Roth; Charles P. ;   et al. | 2006-05-11 |
Self-nesting interrupts Grant 7,043,582 - Singh , et al. May 9, 2 | 2006-05-09 |
Valid bit generation and tracking in a pipelined processor Grant 7,036,000 - Roth , et al. April 25, 2 | 2006-04-25 |
Processor stalling Grant 7,028,165 - Roth , et al. April 11, 2 | 2006-04-11 |
Single-step processing and selecting debugging modes Grant 6,986,026 - Roth , et al. January 10, 2 | 2006-01-10 |
Decoding an instruction portion and forwarding part of the portion to a first destination, re-encoding a different part of the portion and forwarding to a second destination Grant 6,976,151 - Overkamp , et al. December 13, 2 | 2005-12-13 |
Early exception detection App 20050223205 - Revilla, Juan G. ;   et al. | 2005-10-06 |
Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages Grant 6,948,056 - Roth , et al. September 20, 2 | 2005-09-20 |
Early exception detection Grant 6,920,515 - Revilla , et al. July 19, 2 | 2005-07-19 |
Register adjustment based on adjustment values determined at multiple stages within a pipeline of a processor Grant 6,920,547 - Roth , et al. July 19, 2 | 2005-07-19 |
Hardware loops Grant 6,898,693 - Singh , et al. May 24, 2 | 2005-05-24 |
Event handling Grant 6,842,812 - Roth , et al. January 11, 2 | 2005-01-11 |
Watchpoint engine for a pipelined processor Grant 6,829,701 - Roth , et al. December 7, 2 | 2004-12-07 |
Exception handling using an exception pipeline in a pipelined processor Grant 6,823,448 - Roth , et al. November 23, 2 | 2004-11-23 |
Valid bit generation and tracking in a pipelined processor App 20040210744 - Roth, Charles P. ;   et al. | 2004-10-21 |
Instruction address generation and tracking in a pipelined processor Grant 6,789,184 - Singh , et al. September 7, 2 | 2004-09-07 |
Processor reset and instruction fetches Grant 6,789,187 - Singh , et al. September 7, 2 | 2004-09-07 |
Hardware loops Grant 6,766,444 - Singh , et al. July 20, 2 | 2004-07-20 |
Security on hardware loops Grant 6,763,453 - Singh , et al. July 13, 2 | 2004-07-13 |
Event vector table override Grant 6,760,800 - Roth , et al. July 6, 2 | 2004-07-06 |
Valid bit generation and tracking in a pipelined processor Grant 6,754,808 - Roth , et al. June 22, 2 | 2004-06-22 |
Hardware loops Grant 6,748,523 - Singh , et al. June 8, 2 | 2004-06-08 |
Controlling the timing of test modes in a multiple processor system App 20040083072 - Roth, Charles P. ;   et al. | 2004-04-29 |
Register move operations Grant 6,728,870 - Roth , et al. April 27, 2 | 2004-04-27 |
Single-step processing and selecting debugging modes App 20040073780 - Roth, Charles P. ;   et al. | 2004-04-15 |
Self-nesting interrupts App 20040049621 - Singh, Ravi P. ;   et al. | 2004-03-11 |
Resetting a programmable processor Grant 6,665,795 - Roth , et al. December 16, 2 | 2003-12-16 |
Early exception detection App 20020144041 - Revilla, Juan G. ;   et al. | 2002-10-03 |
Multi-cycle instructions App 20020103991 - Overkamp, Gregory A. ;   et al. | 2002-08-01 |
Security on hardware loops App 20020087853 - Singh, Ravi P. ;   et al. | 2002-07-04 |
Speculative register adjustment App 20020078326 - Roth, Charles P. ;   et al. | 2002-06-20 |
Resource efficient hardware loops App 20020078333 - Inoue, Ryo ;   et al. | 2002-06-20 |
Extended processor reset App 20020078336 - Singh, Ravi P. ;   et al. | 2002-06-20 |
Watchpoint engine for a pipelined processor App 20020078329 - Roth, Charles P. ;   et al. | 2002-06-20 |
Data synchronization for a test access port App 20020078420 - Roth, Charles P. ;   et al. | 2002-06-20 |
Exception handling in a pipelined processor App 20020078334 - Roth, Charles P. ;   et al. | 2002-06-20 |
Processor stalling App 20020069348 - Roth, Charles P. ;   et al. | 2002-06-06 |
Portion of a shoe upper Grant D413,721 - Roth September 14, 1 | 1999-09-14 |
Method and apparatus for monitoring address translation performance Grant 5,937,437 - Roth , et al. August 10, 1 | 1999-08-10 |
Method and system for halting processor execution in response to an enumerated occurrence of a selected combination of internal states Grant 5,875,294 - Roth , et al. February 23, 1 | 1999-02-23 |
Chair Grant D344,196 - Snodgrass , et al. February 15, 1 | 1994-02-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.