Patent | Date |
---|
In-processor dynamic address redirection table for substituting instruction strings Grant 9,223,600 - Ross , et al. December 29, 2 | 2015-12-29 |
Mapping an active entry within a hashed page table Grant 7,765,238 - De Dinechin , et al. July 27, 2 | 2010-07-27 |
Partially virtualizing an I/O device for use by virtual machines Grant 7,613,847 - Kjos , et al. November 3, 2 | 2009-11-03 |
Method and apparatus for direct input and output in a virtual machine environment containing a guest operating system Grant 7,451,249 - Cowan , et al. November 11, 2 | 2008-11-11 |
Mapping an active entry within a hashed page table App 20080270349 - De Dinechin; Christophe ;   et al. | 2008-10-30 |
Reducing latency, when accessing task priority levels Grant 7,426,728 - Ruemmler , et al. September 16, 2 | 2008-09-16 |
Processor-architecture for facilitating a virtual machine monitor Grant 7,421,689 - Ross , et al. September 2, 2 | 2008-09-02 |
Multiprocessor system with interactive synchronization of local clocks Grant 7,340,630 - Morris , et al. March 4, 2 | 2008-03-04 |
Method and apparatus for managing access to out-of-frame registers Grant 7,334,112 - Zahir , et al. February 19, 2 | 2008-02-19 |
Partially virtualizing an I/O device for use by virtual machines App 20080005297 - Kjos; Todd J. ;   et al. | 2008-01-03 |
Multiprocessor system having plural memory locations for respectively storing TLB-shootdown data for plural processor nodes Grant 7,281,116 - Ross , et al. October 9, 2 | 2007-10-09 |
Method and apparatus for managing access to out-of-frame registers Grant 7,272,702 - Zahir , et al. September 18, 2 | 2007-09-18 |
Method and apparatus for direct input and output in a virtual machine environment App 20060271752 - Cowan; Joe P. ;   et al. | 2006-11-30 |
Multiprocessor system having plural memory locations for respectively storing TLB-shootdown data for plural processor nodes App 20060026359 - Ross; Jonathan K. ;   et al. | 2006-02-02 |
Method and apparatus for performing critical tasks using speculative operations Grant 6,941,449 - Ross September 6, 2 | 2005-09-06 |
Method and system for using dynamic, deferred operation information to control eager deferral of control-speculative loads Grant 6,931,515 - Ross , et al. August 16, 2 | 2005-08-16 |
Processor-architecture for facilitating a virtual machine monitor App 20050091652 - Ross, Jonathan K. ;   et al. | 2005-04-28 |
Reducing latency when accessing task priority levels App 20050066096 - Ruemmler, Christopher Philip ;   et al. | 2005-03-24 |
Multiprocessor system with interactive synchronization of local clocks App 20050033947 - Morris, Dale C. ;   et al. | 2005-02-10 |
Mechanism to increase performance of control speculation App 20040123081 - Knies, Allan ;   et al. | 2004-06-24 |
Method and apparatus for managing access to out-of-frame registers App 20040123083 - Zahir, Achmed Rumi ;   et al. | 2004-06-24 |
Method and apparatus for managing access to out-of-frame registers App 20040093486 - Zahir, Achmed Rumi ;   et al. | 2004-05-13 |
Method and system for using dynamic, deferred operation information to control eager deferral of control-speculative loads App 20040019768 - Ross, Jonathan K. ;   et al. | 2004-01-29 |
Method and apparatus for managing access to out-of-frame Registers Grant 6,665,793 - Zahir , et al. December 16, 2 | 2003-12-16 |
Method and apparatus for performing critical tasks using speculative operations App 20030167292 - Ross, Jonathan K. | 2003-09-04 |
Emulated branch effected by trampoline mechanism Grant 6,505,296 - Morris , et al. January 7, 2 | 2003-01-07 |
Apparatus and method for a virtual hashed page table Grant 6,430,670 - Bryg , et al. August 6, 2 | 2002-08-06 |
Method and apparatus for calculating a page table index from a virtual address Grant 6,393,544 - Bryg , et al. May 21, 2 | 2002-05-21 |
Emulated branch effected by trampoline mechanism App 20020010851 - Morris, Dale C. ;   et al. | 2002-01-24 |
Method and apparatus for pre-validating regions in a virtual addressing scheme App 20010021969 - Burger, Stephen G. ;   et al. | 2001-09-13 |
LOADRS instruction and asynchronous context switch Grant 6,115,777 - Zahir , et al. September 5, 2 | 2000-09-05 |
Cover instruction and asynchronous backing store switch Grant 6,065,114 - Zahir , et al. May 16, 2 | 2000-05-16 |
Software and hardware-managed translation lookaside buffer Grant 5,940,872 - Hammond , et al. August 17, 1 | 1999-08-17 |
Computer architecture for the deferral of exceptions on speculative instructions Grant 5,915,117 - Ross , et al. June 22, 1 | 1999-06-22 |