loadpatents
name:-0.0070250034332275
name:-0.0087518692016602
name:-0.00039196014404297
Rosno; Patrick Lee Patent Filings

Rosno; Patrick Lee

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rosno; Patrick Lee.The latest application filed is for "phase frequency detector circuit for implementing low pll phase noise and low phase error".

Company Profile
0.7.5
  • Rosno; Patrick Lee - Rochester MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Phase Frequency Detector Circuit for Implementing Low PLL Phase Noise and Low Phase Error
App 20090302904 - Livezey; Darrell Lee ;   et al.
2009-12-10
CMOS regulator for low headroom applications
Grant 7,173,482 - Lobb , et al. February 6, 2
2007-02-06
Method and reference circuit for bias current switching for implementing an integrated temperature sensor
Grant 7,118,274 - Van Phan , et al. October 10, 2
2006-10-10
CMOS regulator for low headroom applications
App 20060220730 - Lobb; Katherine Ellen ;   et al.
2006-10-05
Method and reference circuit for bias current switching for implementing an integrated temperature sensor
App 20050259718 - Phan, Nghia Van ;   et al.
2005-11-24
Method and low voltage CMOS circuit for generating voltage and current references
Grant 6,859,092 - Lukes , et al. February 22, 2
2005-02-22
Method and low voltage CMOS circuit for generating voltage and current references
App 20040207460 - Lukes, Eric John ;   et al.
2004-10-21
Receiver with delay insensitive to input amplitude and slew rate
Grant 6,724,256 - Strom , et al. April 20, 2
2004-04-20
Open input sense for differential receiver
Grant 6,693,465 - Rosno , et al. February 17, 2
2004-02-17
SOI CMOS device with body to gate connection
Grant 6,670,655 - Lukes , et al. December 30, 2
2003-12-30
Optimizing performance of a clocked system by adjusting clock control settings and clock frequency
Grant 6,535,986 - Rosno , et al. March 18, 2
2003-03-18
SOI CMOS device with body to gate connection
App 20020155671 - Lukes, Eric John ;   et al.
2002-10-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed