Roper; Weston
Patent Applications and Registrations
Patent applications and USPTO patent grants for Roper; Weston.The latest application filed is for "simple cmos threshold voltage extraction circuit".
- Roper; Weston - Shakopee MN
- Roper; Weston - St. Louis Park MN
| Patent | Date |
|---|---|
| Simple CMOS threshold voltage extraction circuit Grant 10,139,849 - Feng , et al. Nov | 2018-11-27 |
| Simple Cmos Threshold Voltage Extraction Circuit App 20180307262 - Feng; Xiaoxin ; et al. | 2018-10-25 |
| CMOS logic circuit using passive internal body tie bias Grant 8,975,952 - Fechner , et al. March 10, 2 | 2015-03-10 |
| Cmos Logic Circuit Using Passive Internal Body Tie Bias App 20140132306 - Fechner; Paul S. ; et al. | 2014-05-15 |
| Apparatus and method for compensating for process, voltage, and temperature variation of the time delay of a digital delay line Grant 8,390,352 - Seefeldt , et al. March 5, 2 | 2013-03-05 |
| Circuit for aligning clock to parallel data Grant 8,355,478 - Seefeldt , et al. January 15, 2 | 2013-01-15 |
| Radiation hardened differential output buffer Grant 8,115,515 - Roper February 14, 2 | 2012-02-14 |
| Automatic Control Of Clock Duty Cycle App 20110109354 - Feng; Xiaoxin ; et al. | 2011-05-12 |
| Automatic Control Of Clock Duty Cycle App 20100308878 - Feng; Xiaoxin ; et al. | 2010-12-09 |
| Automatic control of clock duty cycle Grant 7,839,195 - Feng , et al. November 23, 2 | 2010-11-23 |
| Apparatus And Method For Compensating For Process, Voltage, And Temperature Variation Of The Time Delay Of A Digital Delay Line App 20100253406 - Seefeldt; James ; et al. | 2010-10-07 |
| Body-tied MOSFET device with strained active area App 20070257310 - Roper; Weston ; et al. | 2007-11-08 |
| Method for mitigating single event effects in a phase locked loop App 20070247234 - Roper; Weston | 2007-10-25 |
| Radiation hardened differential output buffer App 20070236246 - Roper; Weston | 2007-10-11 |
| RAM cell with soft error protection using ferroelectric material App 20070103961 - Roper; Weston ; et al. | 2007-05-10 |
| Memory cell with a vertically integrated delay element App 20070103965 - Roper; Weston | 2007-05-10 |
| Substrate configurable JTAG ID scheme Grant 7,131,033 - Roper , et al. October 31, 2 | 2006-10-31 |
| Scalable process transmitter Grant 6,898,980 - Behm , et al. May 31, 2 | 2005-05-31 |
| Low voltage differential signal driver circuit and method Grant 6,900,663 - Roper , et al. May 31, 2 | 2005-05-31 |
| Scalable process transmitter App 20040089075 - Behm, Steven M. ; et al. | 2004-05-13 |
| Gas fill system in a pressure transmitter Grant 6,609,427 - Westfield , et al. August 26, 2 | 2003-08-26 |
| Process control transmitter having an externally accessible DC circuit common Grant 6,504,489 - Westfield , et al. January 7, 2 | 2003-01-07 |
| Scalable process transmitter Grant 6,457,367 - Behm , et al. October 1, 2 | 2002-10-01 |
| Scalable process transmitter App 20020108448 - Behm, Steven M. ; et al. | 2002-08-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 