Rooyackers; Rita

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rooyackers; Rita.The latest application filed is for "monolithic integration of semiconductor materials".

Company Profile

0.18.17

Rooyackers; Rita - Kessel-Lo BE
Rooyackers; Rita - Kessel-Io BE
Rooyackers; Rita - Leuven BE
Rooyackers; Rita - Kassel-lo BE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Monolithic integration of semiconductor materials Grant 10,236,183 - Walke , et al.	2019-03-19
Monolithic Integration of Semiconductor Materials App 20180025911 - Walke; Amey Mahadev ; et al.	2018-01-25
Method of Producing a Pre-Patterned Structure for Growing Vertical Nanostructures App 20170170313 - Chan; Boon Teik ; et al.	2017-06-15
Method for forming a transistor structure comprising a fin-shaped channel structure Grant 9,633,891 - Collaert , et al. April 25, 2	2017-04-25
Heterosection tunnel field-effect transistor (TFET) Grant 9,608,094 - Verhulst , et al. March 28, 2	2017-03-28
Method for Forming a Transistor Structure Comprising a Fin-Shaped Channel Structure App 20160126131 - Collaert; Nadine ; et al.	2016-05-05
Heterosection Tunnel Field-effect Transistor (tfet) App 20160064535 - Verhulst; Anne S. ; et al.	2016-03-03
Method for manufacturing transistor and associated device Grant 9,257,539 - Rooyackers , et al. February 9, 2	2016-02-09
Tunnel field effect transistor device and method for making the device Grant 9,070,720 - Smets , et al. June 30, 2	2015-06-30
Method For Manufacturing Transistor And Associated Device App 20150179755 - Rooyackers; Rita ; et al.	2015-06-25
Tunnel Field Effect Transistor Device And Method For Making The Device App 20130334500 - Smets; Quentin ; et al.	2013-12-19
Tunnel transistor, logical gate including the transistor, static random-access memory using the logical gate and method for making such a tunnel transistor Grant 8,576,614 - Heyns , et al. November 5, 2	2013-11-05
Method of manufacturing a complementary nanowire tunnel field effect transistor semiconductor device Grant 8,415,209 - Rooyackers , et al. April 9, 2	2013-04-09
Tunnel Transistor, Logical Gate Comprising The Transistor, Static Random-access Memory Using The Logical Gate And Method For Making Such A Tunnel Transistor App 20130064005 - Heyns; Marc ; et al.	2013-03-14
Method Of Manufacturing A Vertical Tfet App 20110253981 - Rooyackers; Rita ; et al.	2011-10-20
Method for fabricating a semiconductor device and the semiconductor device made thereof Grant 8,034,689 - Lenoble , et al. October 11, 2	2011-10-11
Method for selective epitaxial growth of source/drain areas Grant 7,799,664 - Verheyen , et al. September 21, 2	2010-09-21
Method for making quantum dots Grant 7,737,008 - Rooyackers , et al. June 15, 2	2010-06-15
Method For Fabricating A Semiconductor Device And The Semiconductor Device Made Thereof App 20090184358 - Lenoble; Damien ; et al.	2009-07-23
Method For Making Quantum Dots App 20090137102 - Rooyackers; Rita ; et al.	2009-05-28
Method of fabricating a strained multi-gate transistor Grant 7,494,902 - Jurczak , et al. February 24, 2	2009-02-24
Method Of Fabricating A Strained Multi-gate Transistor And Devices Obtained Thereof App 20070298549 - Jurczak; Malgorzata ; et al.	2007-12-27
Method for selective epitaxial growth of source/drain areas App 20070148860 - Verheyen; Peter ; et al.	2007-06-28
Recursive spacer defined patterning App 20070065990 - Degroote; Bart ; et al.	2007-03-22
Method of producing semiconductor devices using chemical mechanical polishing Grant 7,033,941 - Rooyackers April 25, 2	2006-04-25
Semiconductor device with selectable gate thickness and method of manufacturing such devices Grant 6,855,605 - Jurczak , et al. February 15, 2	2005-02-15
MIS transistors with a metal gate and high-k dielectric and method of forming Grant 6,607,950 - Henson , et al. August 19, 2	2003-08-19
Semiconductor device with selectable gate thickness and method of manufacturing such devices App 20030099766 - Jurczak, Malgorzata ; et al.	2003-05-29
Method of producing semiconductor devices using chemical mechanical polishing App 20030017705 - Rooyackers, Rita	2003-01-23
Method for forming MIS transistors with a metal gate and high-k dielectric using a replacement gate process and devices obtained thereof App 20010049183 - Henson, Kirklen ; et al.	2001-12-06
Etching process of CoSi2 layers Grant 6,255,227 - Donaton , et al. July 3, 2	2001-07-03
Etching process of CoSi.sub.2 layers Grant 6,153,484 - Donaton , et al. November 28, 2	2000-11-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.