loadpatents
name:-0.017885208129883
name:-0.015974998474121
name:-0.015474081039429
Rohrbaugh, III; George W. Patent Filings

Rohrbaugh, III; George W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rohrbaugh, III; George W..The latest application filed is for "power optimized prefetching in set-associative translation lookaside buffer structure".

Company Profile
15.14.17
  • Rohrbaugh, III; George W. - Charlotte VT
  • Rohrbaugh, III; George W. - Williston VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Translation Bandwidth Optimized Prefetching Strategy Through Multiple Translation Lookaside Buffers
App 20220309001 - Campbell; David ;   et al.
2022-09-29
Power Optimized Prefetching In Set-associative Translation Lookaside Buffer Structure
App 20220309000 - Campbell; David ;   et al.
2022-09-29
Dynamically adjusting prefetch depth
Grant 11,301,386 - Karve , et al. April 12, 2
2022-04-12
Store Prefetches For Dependent Loads In A Processor
App 20210349722 - Karve; Mohit ;   et al.
2021-11-11
Prefetch Store Preallocation In An Effective Address-based Cache Directory
App 20210342268 - Lloyd; Bryan ;   et al.
2021-11-04
Dynamically adjusting prefetch depth
Grant 11,163,683 - Karve , et al. November 2, 2
2021-11-02
Operation of a multi-slice processor implementing a unified page walk cache
Grant 11,157,415 - Hicks , et al. October 26, 2
2021-10-26
Operation of a multi-slice processor implementing adaptive prefetch control
Grant 11,119,932 - Frey , et al. September 14, 2
2021-09-14
Prefetch queue allocation protection bubble in a processor
Grant 11,093,248 - Britto , et al. August 17, 2
2021-08-17
Processor prefetcher mode governor for switching between prefetch modes
Grant 10,963,249 - Karve , et al. March 30, 2
2021-03-30
Methods and systems for verifying out-of-order page fault detection
Grant 10,936,505 - Ludden , et al. March 2, 2
2021-03-02
Dynamically Adjusting Prefetch Depth
App 20210034529 - Karve; Mohit ;   et al.
2021-02-04
Dynamically Adjusting Prefetch Depth
App 20210034528 - Karve; Mohit ;   et al.
2021-02-04
Methods And Systems For Verifying Out-of-order Page Fault Detection
App 20200201778 - Ludden; John M. ;   et al.
2020-06-25
Prefetch stream allocation for multithreading systems
Grant 10,671,394 - Britto , et al.
2020-06-02
Processor Prefetcher Mode Governor For Switching Between Prefetch Modes
App 20200142698 - Karve; Mohit ;   et al.
2020-05-07
Prefetch Stream Allocation For Multithreading Systems
App 20200133671 - Britto; Vivek ;   et al.
2020-04-30
Operation Of A Multi-slice Processor Implementing A Unified Page Walk Cache
App 20200125496 - HICKS; DWAIN A. ;   et al.
2020-04-23
Prefetch Queue Allocation Protection Bubble in a Processor
App 20200081714 - Britto; Vivek ;   et al.
2020-03-12
Operation of a multi-slice processor implementing a unified page walk cache
Grant 10,534,715 - Hicks , et al. Ja
2020-01-14
Operation Of A Multi-slice Processor Implementing Adaptive Prefetch Control
App 20190213133 - FREY; BRADLY G. ;   et al.
2019-07-11
Operation of a multi-slice processor implementing adaptive prefetch control
Grant 10,331,566 - Frey , et al.
2019-06-25
Flush avoidance in a load store unit
Grant 10,318,419 - Chadha , et al.
2019-06-11
Prefetch performance
Grant 10,191,847 - Drerup , et al. Ja
2019-01-29
Prefetch performance
Grant 10,191,845 - Drerup , et al. Ja
2019-01-29
Prefetch Performance
App 20180341592 - Drerup; Bernard C. ;   et al.
2018-11-29
Prefetch Performance
App 20180341591 - Drerup; Bernard C. ;   et al.
2018-11-29
Operation Of A Multi-slice Processor Implementing Adaptive Prefetch Control
App 20180157602 - FREY; BRADLY G. ;   et al.
2018-06-07
Flush Avoidance In A Load Store Unit
App 20180039577 - CHADHA; SUNDEEP ;   et al.
2018-02-08
Operation Of A Multi-slice Processor Implementing A Unified Page Walk Cache
App 20170308474 - HICKS; DWAIN A. ;   et al.
2017-10-26
Method of optimizing customizable filler cells in an integrated circuit physical design process
Grant 7,444,609 - Charlebois , et al. October 28, 2
2008-10-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed