Rodman; Paul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rodman; Paul.The latest application filed is for "floorplanning a hierarchical physical design to improve placement and routing".

Company Profile

0.14.2

Rodman; Paul - Palo Alto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Floorplanning A Hierarchical Physical Design To Improve Placement And Routing App 20070136709 - Rodman; Paul	2007-06-14
Creating a power distribution arrangement with tapered metal wires for a physical design Grant 7,185,305 - Rodman February 27, 2	2007-02-27
Floorplanning a hierarchical physical design to improve placement and routing Grant 7,155,693 - Rodman December 26, 2	2006-12-26
Optimizing locations of pins for blocks in a hierarchical physical design by using physical design information of a prior hierarchical physical design Grant 7,114,142 - Segal , et al. September 26, 2	2006-09-26
Optimization of the top level in abutted-pin hierarchical physical design Grant 6,865,721 - Dahl , et al. March 8, 2	2005-03-08
Optimization of abutted-pin hierarchical physical design Grant 6,857,116 - Dahl , et al. February 15, 2	2005-02-15
Facilitating press operation in abutted-pin hierarchical physical design Grant 6,854,093 - Dahl , et al. February 8, 2	2005-02-08
Facilitating verification in abutted-pin hierarchical physical design Grant 6,757,874 - Dahl , et al. June 29, 2	2004-06-29
Loading previously dispatched slots in multiple instruction dispatch buffer before dispatching remaining slots for parallel execution Grant 6,691,221 - Joshi , et al. February 10, 2	2004-02-10
Method and system for automatically generating low level program commands as dependency graphs from high level physical design stages Grant 6,574,788 - Levine , et al. June 3, 2	2003-06-03
Method and system for implementing a user interface for performing physical design operations on an integrated circuit netlist Grant 6,557,153 - Dahl , et al. April 29, 2	2003-04-29
Apparatus for processing instructions in a computing system App 20030033505 - Joshi, Chandra ; et al.	2003-02-13
Branch prediction entry with target line index calculated using relative position of second operation of two step branch operation in a line of instructions Grant 6,247,124 - Joshi , et al. June 12, 2	2001-06-12
Invalidating instructions in fetched instruction blocks upon predicted two-step branch operations with second operation relative target address Grant 5,954,815 - Joshi , et al. September 21, 1	1999-09-21
Apparatus for processing instructions in a computing system Grant 5,604,909 - Joshi , et al. February 18, 1	1997-02-18
Memory system including local and global caches for storing floating point and integer data Grant 5,510,934 - Brennan , et al. April 23, 1	1996-04-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.