loadpatents
name:-0.023553133010864
name:-0.043910980224609
name:-0.001054048538208
Robb; Stephen P. Patent Filings

Robb; Stephen P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Robb; Stephen P..The latest application filed is for "method of forming an integrated power device and structure".

Company Profile
0.44.20
  • Robb; Stephen P. - Fountain Hills AZ US
  • Robb; Stephen P. - Tempe AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of forming an integrated power device and structure
Grant 8,748,262 - Robb , et al. June 10, 2
2014-06-10
Transient suppression device and method therefor
Grant 8,693,149 - Ball , et al. April 8, 2
2014-04-08
Method of forming a bi-directional transistor with by-pass path
Grant 8,530,284 - Robb , et al. September 10, 2
2013-09-10
Method Of Forming An Integrated Power Device And Structure
App 20120211827 - Robb; Francine Y. ;   et al.
2012-08-23
Method for regulating temperature
Grant 8,217,706 - Ball , et al. July 10, 2
2012-07-10
Method of forming an integrated power device and structure
Grant 8,207,035 - Robb , et al. June 26, 2
2012-06-26
Method Of Forming A Bi-directional Transistor With By-pass Path
App 20120083075 - Robb; Francine Y. ;   et al.
2012-04-05
Bi-directional transistor with by-pass path and method therefor
Grant 8,101,969 - Robb , et al. January 24, 2
2012-01-24
Bi-directional Transistor With By-pass Path And Method Therefor
App 20110127573 - Robb; Francine Y. ;   et al.
2011-06-02
Bi-directional transistor with by-pass path and method therefor
Grant 7,910,409 - Robb , et al. March 22, 2
2011-03-22
Transient Suppression Device And Method Therefor
App 20100296210 - Ball; Alan R. ;   et al.
2010-11-25
LED control circuit and method therefor
Grant 7,839,099 - Ball , et al. November 23, 2
2010-11-23
Method Of Forming An Integrated Power Device And Structure
App 20100133610 - Robb; Francine Y. ;   et al.
2010-06-03
Method of forming an integrated power device and structure
Grant 7,714,381 - Robb , et al. May 11, 2
2010-05-11
LED controller and method therefor
Grant 7,583,034 - Lara-Ascorra , et al. September 1, 2
2009-09-01
Shunt protection circuit and method therefor
Grant 7,564,666 - Ball , et al. July 21, 2
2009-07-21
Bi-directional Transistor With By-pass Path And Method Therefor
App 20090179223 - Robb; Francine Y. ;   et al.
2009-07-16
Method For Regulating Temperature
App 20090160528 - Ball; Alan R. ;   et al.
2009-06-25
Bi-directional transistor with by-pass path and method therefor
Grant 7,537,970 - Robb , et al. May 26, 2
2009-05-26
Method for regulating temperature and circuit therefor
Grant 7,521,985 - Ball , et al. April 21, 2
2009-04-21
Method of forming an in-rush limiter and structure therefor
Grant 7,508,641 - Ball , et al. March 24, 2
2009-03-24
Led Controller And Method Therefor
App 20080074364 - Lara-Ascorra; Alejandro ;   et al.
2008-03-27
Bi-directional transistor and method therefor
Grant 7,297,603 - Robb , et al. November 20, 2
2007-11-20
Shunt protection circuit and method therefor
App 20070258176 - Ball; Alan R. ;   et al.
2007-11-08
LED control circuit and method therefor
App 20070236158 - Ball; Alan R. ;   et al.
2007-10-11
Bi-directional transistor with by-pass path and method therefor
App 20070205431 - Robb; Francine Y. ;   et al.
2007-09-06
Power switch structure with low RDSon and low current limit and method
Grant 7,230,299 - Robb , et al. June 12, 2
2007-06-12
Method for regulating temperature and circuit therefor
App 20070004055 - Ball; Alan R. ;   et al.
2007-01-04
Method of forming an in-rush limiter and structure therefor
App 20060274557 - Ball; Alan R. ;   et al.
2006-12-07
Bi-directional transistor and method therefor
App 20060226439 - Robb; Stephen P. ;   et al.
2006-10-12
Low voltage transient voltage suppressor and method of making
Grant 7,102,199 - Robb , et al. September 5, 2
2006-09-05
Low voltage transient voltage suppressor
Grant 7,030,447 - Robb , et al. April 18, 2
2006-04-18
Power switch structure with low RDSon and low current limit
Grant 6,949,961 - Robb , et al. September 27, 2
2005-09-27
Power switch structure with low RDSon and low current limit and method
App 20050179084 - Robb, Stephen P. ;   et al.
2005-08-18
Power switch structure with low RDSon and low current limit and method
App 20050072987 - Robb, Stephen P. ;   et al.
2005-04-07
Method of forming a vertical power semiconductor device and structure therefor
Grant 6,841,437 - Robb January 11, 2
2005-01-11
Method Of Forming A Vertical Power Semiconductor Device And Structure Therefor
App 20040256680 - Robb, Stephen P.
2004-12-23
Method of forming a protection circuit and structure therefor
Grant 6,781,502 - Robb August 24, 2
2004-08-24
Low voltage transient voltage suppressor and method of making
App 20040070029 - Robb, Francine Y. ;   et al.
2004-04-15
Low voltage transient voltage suppressor and method of making
App 20030205762 - Robb, Francine Y. ;   et al.
2003-11-06
Low voltage transient voltage suppressor and method of making
Grant 6,633,063 - Robb , et al. October 14, 2
2003-10-14
Low voltage transient voltage suppressor and method of making
App 20020163021 - Robb, Francine Y. ;   et al.
2002-11-07
Semiconductor device and method of manufacture
Grant 6,204,097 - Shen , et al. March 20, 2
2001-03-20
Semiconductor load driver circuit and method therefor
Grant 6,166,893 - Shen , et al. December 26, 2
2000-12-26
Monolithic clamping circuit and method of preventing transistor avalanche breakdown
Grant 5,789,951 - Shen , et al. August 4, 1
1998-08-04
Semiconductor device having high voltage protection capability
Grant 5,536,958 - Shen , et al. July 16, 1
1996-07-16
Semiconductor device having high energy sustaining capability and a temperature compensated sustaining voltage
Grant 5,365,099 - Phipps , et al. November 15, 1
1994-11-15
Fabricating dual gate thin film transistors
Grant 5,266,515 - Robb , et al. November 30, 1
1993-11-30
Edge termination structure
Grant 5,266,831 - Phipps , et al. November 30, 1
1993-11-30
Transient protection circuit using common drain field effect transistors
Grant 5,198,957 - Welty , et al. March 30, 1
1993-03-30
Method of making enhanced insulated gate bipolar transistor
Grant 5,141,889 - Terry , et al. August 25, 1
1992-08-25
Method for forming bipolar transistor input protection
Grant 5,139,959 - Craft , et al. August 18, 1
1992-08-18
Semiconductor device protection circuit
Grant 5,119,265 - Qualich , et al. June 2, 1
1992-06-02
Avalanche stress protected semiconductor device having variable input impedance
Grant 5,115,369 - Robb , et al. May 19, 1
1992-05-19
Process for forming a semiconductor structure with closely coupled substrate temperature sense element
Grant 5,100,829 - Fay , et al. March 31, 1
1992-03-31
Semiconductor structure with closely coupled substrate temperature sense element
Grant 5,025,298 - Fay , et al. June 18, 1
1991-06-18
Avalanche stress protected semiconductor device having variable input impedance
Grant 5,005,061 - Robb , et al. April 2, 1
1991-04-02
Microprocessor layout minimizing temperature and current effects
Grant 4,924,111 - Anderson , et al. May 8, 1
1990-05-08
Microprocessor having high current drive and feedback for temperature control
Grant 4,924,112 - Anderson , et al. May 8, 1
1990-05-08
Microprocessor having high current drive
Grant 4,918,333 - Anderson , et al. April 17, 1
1990-04-17
FET structure arrangement having low on resistance
Grant 4,775,879 - Robb , et al. October 4, 1
1988-10-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed