loadpatents
name:-0.031926155090332
name:-0.040388107299805
name:-0.0047481060028076
Ritter; Mark B. Patent Filings

Ritter; Mark B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ritter; Mark B..The latest application filed is for "optically multiplexed quantum control interface".

Company Profile
4.37.28
  • Ritter; Mark B. - Sherman CT
  • Ritter; Mark B. - Yorktown Heights NY
  • Ritter; Mark B. - Danbury CT
  • Ritter; Mark B - Danbury CT
  • Ritter; Mark B. - Brookfield CT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optically Multiplexed Quantum Control Interface
App 20220156619 - Ritter; Mark B. ;   et al.
2022-05-19
Methods and systems of neuron leaky integrate and fire circuits
Grant 11,308,390 - Ritter , et al. April 19, 2
2022-04-19
Optically multiplexed quantum control
Grant 11,201,686 - Ritter , et al. December 14, 2
2021-12-14
Current mirror scheme for an integrating neuron circuit
Grant 10,671,911 - Ritter , et al.
2020-06-02
Methods and systems of neuron leaky integrate and fire circuits
Grant 10,643,125 - Ritter , et al.
2020-05-05
Methods And Systems Of Neuron Leaky Integrate And Fire Circuits
App 20200026994 - Ritter; Mark B. ;   et al.
2020-01-23
Single-flux-quantum probabilistic digitizer
Grant 9,793,913 - Bulzacchelli , et al. October 17, 2
2017-10-17
Methods And Systems Of Neuron Leaky Integrate And Fire Circuits
App 20170255860 - Ritter; Mark B. ;   et al.
2017-09-07
Current Mirror Scheme for An Integrating Neuron Circuit
App 20170243108 - Ritter; Mark B. ;   et al.
2017-08-24
Single-flux-quantum Probabilistic Digitizer
App 20170179973 - Bulzacchelli; John F. ;   et al.
2017-06-22
Single-flux-quantum probabilistic digitizer
Grant 9,614,532 - Bulzacchelli , et al. April 4, 2
2017-04-04
Pulse Generator With Switched Capacitors
App 20170047911 - Hosokawa; Kohji ;   et al.
2017-02-16
Pulse Generator With Switched Capacitors
App 20170047914 - Hosokawa; Kohji ;   et al.
2017-02-16
Resistive random access memory devices with extremely reactive contacts
Grant 9,203,022 - Hopstaken , et al. December 1, 2
2015-12-01
Resistive Random Access Memory Devices With Extremely Reactive Contacts
App 20150243888 - Hopstaken; Marinus J. ;   et al.
2015-08-27
Soft error protection in individual memory devices
Grant 8,949,685 - Joseph , et al. February 3, 2
2015-02-03
Resistive Random Access Memory Devices With Extremely Reactive Contacts
App 20150028279 - Hopstaken; Marinus J. ;   et al.
2015-01-29
Electronic synapses from stochastic binary memory devices
Grant 8,832,011 - Rajendran , et al. September 9, 2
2014-09-09
Electronic synapses from stochastic binary memory devices
Grant 8,832,010 - Rajendran , et al. September 9, 2
2014-09-09
Electronic Synapses From Stochastic Binary Memory Devices
App 20130173516 - Rajendran; Bipin ;   et al.
2013-07-04
Electronic Synapses From Stochastic Binary Memory Devices
App 20130173515 - Rajendran; Bipin ;   et al.
2013-07-04
System for address-event-representation network simulation
Grant 8,429,107 - Denneau , et al. April 23, 2
2013-04-23
Method and system for analog frequency clocking in processor cores
Grant 8,161,314 - Jacobowitz , et al. April 17, 2
2012-04-17
Three-dimensional cascaded power distribution in a semiconductor device
Grant 8,053,819 - Bernstein , et al. November 8, 2
2011-11-08
System For Address-event-representation Network Simulation
App 20110106741 - Denneau; Monty M. ;   et al.
2011-05-05
Method and system for digital frequency clocking in processor cores
Grant 7,917,799 - Jacobowitz , et al. March 29, 2
2011-03-29
Method of optimizing performance of multi-core chips and corresponding circuit and computer program product
Grant 7,917,785 - Jacobowitz , et al. March 29, 2
2011-03-29
Wafer level I/O test, repair and/or customization enabled by I/O layer
Grant 7,913,202 - Bernstein , et al. March 22, 2
2011-03-22
Soft Error Protection in Individual Memory Devices
App 20100146369 - Joseph; Douglas J. ;   et al.
2010-06-10
Soft error protection in individual memory devices
Grant 7,721,182 - Joseph , et al. May 18, 2
2010-05-18
Impedance matching circuit with simultaneous shielding of parasitic effects for transceiver modules
Grant 7,720,386 - Kuchta , et al. May 18, 2
2010-05-18
Wafer level I/O test and repair enabled by I/O layer
Grant 7,521,950 - Bernstein , et al. April 21, 2
2009-04-21
Impedance matching circuit with simultaneous shielding of parasitic effects for transceiver modules
Grant 7,509,053 - Kuchta , et al. March 24, 2
2009-03-24
Impedance Matching Circuit With Simultaneous Shielding Of Parasitic Effects For Transceiver Modules
App 20090034980 - KUCHTA; DANIEL M. ;   et al.
2009-02-05
Method Of Optimizing Performance Of Multi-core Chips And Corresponding Circuit And Computer Program Product
App 20080282074 - Jacobowitz; Lawrence ;   et al.
2008-11-13
Method And System For Digital Frequency Clocking In Processor Cores
App 20080256382 - Jacobowitz; Lawrence ;   et al.
2008-10-16
Method And System For Analog Frequency Clocking In Processor Cores
App 20080256381 - Jacobowitz; Lawrence ;   et al.
2008-10-16
Three-Dimensional Cascaded Power Distribution in a Semiconductor Device
App 20080203445 - Bernstein; Kerry ;   et al.
2008-08-28
Impedance matching circuit with simultaneous shielding of parasitic effects for transceiver modules
Grant 7,412,172 - Kuchta , et al. August 12, 2
2008-08-12
Three-dimensional cascaded power distribution in a semiconductor device
Grant 7,402,854 - Bernstein , et al. July 22, 2
2008-07-22
Three-dimensional Architecture For Self-checking And Self-repairing Integrated Circuits
App 20080165521 - BERNSTEIN; KERRY ;   et al.
2008-07-10
Wafer Level I/O Test, Repair and/or Customization Enabled by I/O layer
App 20080068039 - Bernstein; Kerry ;   et al.
2008-03-20
Impedance Matching Circuit With Simultaneous Shielding Of Parasitic Effects For Transceiver Modules
App 20080037993 - KUCHTA; DANIEL M. ;   et al.
2008-02-14
Three-dimensional cascaded power distribution in a semiconductor device
App 20080023731 - Bernstein; Kerry ;   et al.
2008-01-31
Wafer Level I/o Test And Repair Enabled By I/o Layer
App 20070081410 - Bernstein; Kerry ;   et al.
2007-04-12
Soft error protection in individual memory devices
App 20060282745 - Joseph; Douglas J. ;   et al.
2006-12-14
Impedance matching circuit with simultaneous shielding of parasitic effects for transceiver modules
App 20050123302 - Kuchta, Daniel M. ;   et al.
2005-06-09
Low-cost radio frequency (RF) link for point-to-point data transfer
Grant 6,754,259 - Gaucher , et al. June 22, 2
2004-06-22
Multi-protocol agile framer
Grant 6,654,383 - Haymes , et al. November 25, 2
2003-11-25
Method and circuit for automatically correcting offset voltage
Grant 6,507,241 - Ritter January 14, 2
2003-01-14
Multi-protocol agile framer
App 20020191640 - Haymes, Charles Louis ;   et al.
2002-12-19
Integrated circuit-compatible photo detector device and fabrication process
Grant 5,994,162 - Burghartz , et al. November 30, 1
1999-11-30
Apparatus for extending bandwidth of large core fiber optic transmission links
Grant 5,504,828 - Cina , et al. April 2, 1
1996-04-02
Method for extending bandwidth of large core fiber optic transmission links
Grant 5,495,545 - Cina , et al. February 27, 1
1996-02-27
Stepped electronic device package
Grant 5,239,447 - Cotues , et al. August 24, 1
1993-08-24
Integrated circuit testing system having a cantilevered contact lead probe pattern mounted on a flexible tape for interconnecting an integrated circuit to a tester
Grant 5,189,363 - Bregman , et al. February 23, 1
1993-02-23
Electronic device elastomeric mounting and interconnection technology
Grant 5,186,632 - Horton , et al. February 16, 1
1993-02-16
Electro-optical connectors
Grant 5,093,879 - Bregman , et al. March 3, 1
1992-03-03
Tape automated bonding feeder
Grant 5,052,606 - Cipolla , et al. October 1, 1
1991-10-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed