loadpatents
name:-0.0076470375061035
name:-0.0075061321258545
name:-0.00052595138549805
Ritenour; Andrew Patent Filings

Ritenour; Andrew

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ritenour; Andrew.The latest application filed is for "gaas thin films and methods of making and using the same".

Company Profile
0.8.6
  • Ritenour; Andrew - Sunnyvale CA
  • Ritenour; Andrew - Colfax NC US
  • Ritenour; Andrew - Starkville MS
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
GaAs thin films and methods of making and using the same
Grant 9,368,670 - Boettcher , et al. June 14, 2
2016-06-14
GaAs THIN FILMS AND METHODS OF MAKING AND USING THE SAME
App 20150303347 - Boettcher; Shannon ;   et al.
2015-10-22
Vertical junction field effect transistors with improved thermal characteristics and methods of making
Grant 8,884,270 - Casady , et al. November 11, 2
2014-11-11
Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
Grant 8,659,057 - Ritenour , et al. February 25, 2
2014-02-25
Methods of making semiconductor devices having implanted sidewalls and devices made thereby
Grant 8,466,017 - Sheridan , et al. June 18, 2
2013-06-18
Self-aligned Semiconductor Devices With Reduced Gate-source Leakage Under Reverse Bias And Methods Of Making
App 20130011979 - RITENOUR; Andrew ;   et al.
2013-01-10
Vertical Junction Field Effect Transistors With Improved Thermal Characteristics And Methods Of Making
App 20120261675 - CASADY; Janna ;   et al.
2012-10-18
Self-aligned Semiconductor Devices With Reduced Gate-source Leakage Under Reverse Bias And Methods Of Making
App 20110291107 - Ritenour; Andrew ;   et al.
2011-12-01
Semiconductor devices with non-punch-through semiconductor channels having enhanced conduction and methods of making
Grant 7,994,548 - Sheridan , et al. August 9, 2
2011-08-09
Methods Of Making Semiconductor Devices Having Implanted Sidewalls And Devices Made Thereby
App 20110133212 - SHERIDAN; David C. ;   et al.
2011-06-09
Semiconductor Devices With Non-punch-through Semiconductor Channels Having Enhanced Conduction And Methods Of Making
App 20090278137 - Sheridan; David C. ;   et al.
2009-11-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed