Risse; Gerhard

Patent Applications and Registrations

Patent applications and USPTO patent grants for Risse; Gerhard.The latest application filed is for "memory-module controller, memory controller and corresponding memory arrangement, and also method for error correction".

Company Profile

0.5.10

Risse; Gerhard - Munich DE
Risse; Gerhard - Munchen DE
Risse; Gerhard - Muenchen DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory-module controller, memory controller and corresponding memory arrangement and also method for error correction Grant 8,250,436 - Hinz , et al. August 21, 2	2012-08-21
Memory-Module Controller, Memory Controller and Corresponding Memory Arrangement, and Also Method for Error Correction App 20120110414 - Hinz; Torsten ; et al.	2012-05-03
Memory-module controller, memory controller and corresponding memory arrangement, and also method for error correction Grant 8,078,937 - Hinz , et al. December 13, 2	2011-12-13
Memory module system and method for operating a memory module Grant 7,899,984 - Risse March 1, 2	2011-03-01
Synchronization and scheduling of a dual master serial channel Grant 7,865,641 - Risse January 4, 2	2011-01-04
Memory buffer for an FB-DIMM Grant 7,730,254 - Risse June 1, 2	2010-06-01
Memory-module Controller, Memory Controller And Corresponding Memory Arrangement, And Also Method For Error Correction App 20090037764 - Hinz; Torsten ; et al.	2009-02-05
Memory Buffer for an FB-DIMM App 20080177940 - Risse; Gerhard	2008-07-24
Memory module, memory controller, communication unit, and method of operating App 20080133817 - Brandt; Ulrich ; et al.	2008-06-05
Synchronization and scheduling of a dual master serial channel App 20080080564 - Risse; Gerhard	2008-04-03
Memory Module System And Method For Operating A Memory Module App 20080077732 - Risse; Gerhard	2008-03-27
Methods and apparatus related to memory modules App 20070277016 - Risse; Gerhard	2007-11-29
Memory Arrangement And Method For Error Correction App 20070255999 - Risse; Gerhard	2007-11-01
Semiconductor arrangement and method for operating a semiconductor arrangement App 20070198764 - Risse; Gerhard	2007-08-23
Memory device and method of operating memory device App 20070079186 - Risse; Gerhard	2007-04-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.