loadpatents
name:-0.036148071289062
name:-0.031245946884155
name:-0.012030124664307
Rinne; Glenn Patent Filings

Rinne; Glenn

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rinne; Glenn.The latest application filed is for "semiconductor device using emc wafer support system and fabricating method thereof".

Company Profile
8.22.27
  • Rinne; Glenn - Apex NC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor Device Using Emc Wafer Support System And Fabricating Method Thereof
App 20220181314 - Kim; Jin Young ;   et al.
2022-06-09
Method and System for Packing Optimization of Semiconductor Devices
App 20220157755 - Rinne; Glenn ;   et al.
2022-05-19
Method and system for packing optimization of semiconductor devices
Grant 11,239,192 - Rinne , et al. February 1, 2
2022-02-01
Semiconductor Device And Manufacturing Method Thereof
App 20210366871 - Ko; Yeong Beom ;   et al.
2021-11-25
Semiconductor device using EMC wafer support system and fabricating method thereof
Grant 11,183,493 - Kim , et al. November 23, 2
2021-11-23
Semiconductor device and manufacturing method thereof
Grant 11,031,370 - Ko , et al. June 8, 2
2021-06-08
Electronic Device With Top Side Pin Array And Manufacturing Method Thereof
App 20210043465 - Balaraman; Devarajan ;   et al.
2021-02-11
Method and System for Packing Optimization of Semiconductor Devices
App 20200357763 - Rinne; Glenn ;   et al.
2020-11-12
Electronic device with top side pin array and manufacturing method thereof
Grant 10,832,921 - Balaraman , et al. November 10, 2
2020-11-10
Method and system for packing optimization of semiconductor devices
Grant 10,734,343 - Rinne , et al.
2020-08-04
Semiconductor Device Using Emc Wafer Support System And Fabricating Method Thereof
App 20200203331 - Kim; Jin Young ;   et al.
2020-06-25
Semiconductor Device And Manufacturing Method Thereof
App 20200194402 - Ko; Yeong Beom ;   et al.
2020-06-18
Electronic Device With Top Side Pin Array And Manufacturing Method Thereof
App 20190279882 - Balaraman; Devarajan ;   et al.
2019-09-12
Manufacturing method of semiconductor device and semiconductor device thereof
Grant 10,410,993 - Ko , et al. Sept
2019-09-10
Semiconductor device using EMC wafer support system and fabricating method thereof
Grant 10,388,643 - Kim , et al. A
2019-08-20
Electronic device with top side pin array and manufacturing method thereof
Grant 10,304,697 - Balaraman , et al. May 28, 2
2019-05-28
Electronic Device With Top Side Pin Array And Manufacturing Method Thereof
App 20190109018 - Balaraman; Devarajan ;   et al.
2019-04-11
Manufacturing Method Of Semiconductor Device And Semiconductor Device Thereof
App 20180374820 - Ko; Yeong Beom ;   et al.
2018-12-27
Semiconductor device and method of manufacturing thereof
Grant 10,157,872 - Hames , et al. Dec
2018-12-18
Semiconductor Device And Method Of Manufacturing Thereof
App 20180323161 - Hames; Greg ;   et al.
2018-11-08
Semiconductor package and manufacturing method thereof
Grant 10,115,705 - Kim , et al. October 30, 2
2018-10-30
Method and System for Packing Optimization of Semiconductor Devices
App 20180247909 - Rinne; Glenn ;   et al.
2018-08-30
Manufacturing method of semiconductor device and semiconductor device thereof
Grant 10,056,349 - Ko , et al. August 21, 2
2018-08-21
Semiconductor device and method of manufacturing thereof
Grant 10,037,957 - Hames , et al. July 31, 2
2018-07-31
Semiconductor device and manufacturing method
Grant 9,978,644 - Rinne May 22, 2
2018-05-22
Semiconductor Device And Method Of Manufacturing Thereof
App 20180138138 - Hames; Greg ;   et al.
2018-05-17
Manufacturing Method Of Semiconductor Device And Semiconductor Device Thereof
App 20180102342 - Ko; Yeong Beom ;   et al.
2018-04-12
Method and System for Packing Optimization of Semiconductor Devices
App 20180047692 - Rinne; Glenn ;   et al.
2018-02-15
Copper pillar sidewall protection
Grant 9,875,980 - Rinne , et al. January 23, 2
2018-01-23
Transient interface gradient bonding for metal bonds
Grant 9,865,565 - Rinne January 9, 2
2018-01-09
Manufacturing method of semiconductor device and semiconductor device thereof
Grant 9,837,376 - Ko , et al. December 5, 2
2017-12-05
Semiconductor Device Using Emc Wafer Support System And Fabricating Method Thereof
App 20170271315 - Kim; Jin Young ;   et al.
2017-09-21
Transient Interface Gradient Bonding For Metal Bonds
App 20170162535 - Rinne; Glenn
2017-06-08
Manufacturing Method Of Semiconductor Device And Semiconductor Device Thereof
App 20170117249 - Ko; Yeong Beom ;   et al.
2017-04-27
Semiconductor device using EMC wafer support system and fabricating method thereof
Grant 9,627,368 - Kim , et al. April 18, 2
2017-04-18
Manufacturing method of semiconductor device and semiconductor device thereof
Grant 9,490,231 - Ko , et al. November 8, 2
2016-11-08
Semiconductor Package and Manufacturing Method Thereof
App 20160322334 - Kim; Jin Young ;   et al.
2016-11-03
Semiconductor package and fabricating method thereof
Grant 9,412,729 - Chung , et al. August 9, 2
2016-08-09
Semiconductor package and manufacturing method thereof
Grant 9,406,639 - Kim , et al. August 2, 2
2016-08-02
Manufacturing Method Of Semiconductor Device And Semiconductor Device Thereof
App 20160056055 - Ko; Yeong Beom ;   et al.
2016-02-25
Copper Pillar Sidewall Protection
App 20150340332 - Rinne; Glenn ;   et al.
2015-11-26
Semiconductor Package And Fabricating Method Thereof
App 20150041975 - Chung; Ji Young ;   et al.
2015-02-12
Semiconductor Device Using Emc Wafer Support System And Fabricating Method Thereof
App 20140147970 - Kim; Jin Young ;   et al.
2014-05-29
Semiconductor Package and Manufacturing Method Thereof
App 20140042600 - Kim; Jin Young ;   et al.
2014-02-13
Solder structures including barrier layers with nickel and/or copper
Grant 7,839,000 - Mis , et al. November 23, 2
2010-11-23
Solder Structures Including Barrier Layers with Nickel and/or Copper
App 20090212427 - Mis; J. Daniel ;   et al.
2009-08-27
Methods of forming lead free solder bumps
Grant 7,547,623 - Mis , et al. June 16, 2
2009-06-16
Methods of forming lead free solder bumps and related structures
App 20060030139 - Mis; J. Daniel ;   et al.
2006-02-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed