loadpatents
name:-0.0050780773162842
name:-0.0044529438018799
name:-0.0004119873046875
Rincon; Ann Marie Patent Filings

Rincon; Ann Marie

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rincon; Ann Marie.The latest application filed is for "connection management method, system, and program product".

Company Profile
0.9.13
  • Rincon; Ann Marie - Pocatello ID
  • Rincon; Ann Marie - Burlington VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Connection management method, system, and program product
Grant 8,244,880 - Faucher , et al. August 14, 2
2012-08-14
Connection Management Method, System, And Program Product
App 20080313339 - Faucher; Marc R. ;   et al.
2008-12-18
Universal network interface connection
Grant 7,171,505 - Kuhlmann , et al. January 30, 2
2007-01-30
Connection Management Method, System, And Program Product
App 20060235957 - Faucher; Marc R. ;   et al.
2006-10-19
Traffic routing management system using the open shortest path first algorithm
Grant 7,099,341 - Lingafelt , et al. August 29, 2
2006-08-29
Method and system for use of a field programmable function within an application specific integrated circuit (ASIC) to access internal signals for external observation and control
Grant 7,047,464 - Bailis , et al. May 16, 2
2006-05-16
Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity
Grant 6,806,730 - Bailis , et al. October 19, 2
2004-10-19
Field programmable network processor and method for customizing a network processor
Grant 6,754,881 - Kuhlmann , et al. June 22, 2
2004-06-22
Product order optimization in real time based on component information
App 20040002898 - Kuhlmann, Charles Edward ;   et al.
2004-01-01
Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics
Grant 6,668,361 - Bailis , et al. December 23, 2
2003-12-23
Traffic routing management system using the open shortest path first algorithm
App 20030206528 - Lingafelt, Charles Steven ;   et al.
2003-11-06
Universal network interface connection
App 20030208652 - Kuhlmann, Charles Edward ;   et al.
2003-11-06
Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC
Grant 6,593,771 - Bailis , et al. July 15, 2
2003-07-15
Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics
App 20030110453 - Bailis, Robert Thomas ;   et al.
2003-06-12
Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity
App 20030107399 - Bailis, Robert Thomas ;   et al.
2003-06-12
Method And System For Use Of A Field Programmable Interconnect Within An Asic For Configuring The Asic
App 20030107398 - Bailis, Robert Thomas ;   et al.
2003-06-12
Method and system for use of a field programmable function within an application specific integrated circuit (ASIC) to access internal signals for external observation and control
App 20030110429 - Bailis, Robert Thomas ;   et al.
2003-06-12
Field programmable network processor and method for customizing a network processor
App 20030110463 - Kuhlmann, Charles Edward ;   et al.
2003-06-12
Method and system for use of a field programmable gate array (FPGA) cell for controlling access to on-chip functions of a system on a chip (SOC) integrated circuit
App 20030110306 - Bailis, Robert Thomas ;   et al.
2003-06-12
Method and system for use of a field programmable gate array (FPGA) function within an application specific integrated circuit (ASIC) to enable creation of a debugger client within the ASIC
App 20030110430 - Bailis, Robert Thomas ;   et al.
2003-06-12
Variable pricing structure for transmitting packets across a communications link
App 20030091031 - Kuhlmann, Charles Edward ;   et al.
2003-05-15
Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits
Grant 6,545,501 - Bailis , et al. April 8, 2
2003-04-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed