loadpatents
name:-0.007066011428833
name:-0.010597944259644
name:-0.0014259815216064
Riedlinger; Reid James Patent Filings

Riedlinger; Reid James

Patent Applications and Registrations

Patent applications and USPTO patent grants for Riedlinger; Reid James.The latest application filed is for "circuit and circuit design method".

Company Profile
0.9.4
  • Riedlinger; Reid James - Wellington CO
  • Riedlinger, Reid James - Fort Collins CO
  • Riedlinger; Reid James - Ft Collins CO
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Circuit and circuit design method
Grant 7,698,673 - Afleck , et al. April 13, 2
2010-04-13
Circuit and circuit design method
App 20060055428 - Affleck; Steven Ray ;   et al.
2006-03-16
Dual-ported Read Sram Cell With Improved Soft Error Immunity
App 20050078543 - Riedlinger, Reid James ;   et al.
2005-04-14
Dual-ported read SRAM cell with improved soft error immunity
Grant 6,873,565 - Riedlinger , et al. March 29, 2
2005-03-29
System and method utilizing speculative cache access for improved performance
Grant 6,647,464 - Riedlinger , et al. November 11, 2
2003-11-11
Bank conflict determination
App 20030163643 - Riedlinger, Reid James ;   et al.
2003-08-28
Cache address conflict mechanism without store buffers
Grant 6,539,457 - Mulla , et al. March 25, 2
2003-03-25
L1 cache memory
Grant 6,507,892 - Mulla , et al. January 14, 2
2003-01-14
Virtual address bypassing using local page mask
Grant 6,446,187 - Riedlinger , et al. September 3, 2
2002-09-03
Multiple issue algorithm with over subscription avoidance feature to get high bandwidth through cache pipeline
Grant 6,427,189 - Mulla , et al. July 30, 2
2002-07-30
Latching annihilation based logic gate
App 20020030512 - Naffziger, Samuel D. ;   et al.
2002-03-14
System and method for enabling/disabling SRAM banks for memory access
Grant 6,285,579 - Riedlinger , et al. September 4, 2
2001-09-04
Register structure with a dual-ended write mechanism
Grant 6,226,217 - Riedlinger , et al. May 1, 2
2001-05-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed