loadpatents
name:-0.012837171554565
name:-0.013020992279053
name:-0.0010509490966797
Rexer; Christopher L. Patent Filings

Rexer; Christopher L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rexer; Christopher L..The latest application filed is for "superjunction structures for power devices and methods of manufacture".

Company Profile
0.14.15
  • Rexer; Christopher L. - Mountain Top PA
  • Rexer; Christopher L. - US
  • Rexer, Christopher L. - Mountaintop PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Superjunction structures for power devices
Grant 9,595,596 - Yedinak , et al. March 14, 2
2017-03-14
Superjunction Structures For Power Devices And Methods Of Manufacture
App 20150187873 - Yedinak; Joseph A. ;   et al.
2015-07-02
Superjunction Structures For Power Devices And Methods Of Manufacture
App 20150069567 - Yedinak; Joseph A. ;   et al.
2015-03-12
Superjunction structures for power devices
Grant 8,928,077 - Lee , et al. January 6, 2
2015-01-06
Superjunction structures for power devices and methods of manufacture
Grant 8,786,010 - Yedinak , et al. July 22, 2
2014-07-22
Double layer metal (DLM) power MOSFET
Grant 8,502,313 - Dikshit , et al. August 6, 2
2013-08-06
Trench power MOSFET with reduced on-resistance
Grant 8,362,550 - Rexer , et al. January 29, 2
2013-01-29
Wide bandgap device in parallel with a device that has a lower avalanche breakdown voltage and a higher forward voltage drop than the wide bandgap device
Grant 8,357,976 - Yedinak , et al. January 22, 2
2013-01-22
Superjunction Structures for Power Devices and Methods of Manufacture
App 20120273884 - Yedinak; Joseph A. ;   et al.
2012-11-01
Superjunction Structures for Power Devices and Methods of Manufacture
App 20120273916 - Yedinak; Joseph A. ;   et al.
2012-11-01
Superjunction Structures for Power Devices and Methods of Manufacture
App 20120273871 - Yedinak; Joseph A. ;   et al.
2012-11-01
Double Layer Metal (dlm) Power Mosfet
App 20120267714 - Dikshit; Rohit ;   et al.
2012-10-25
Methods Of Making Power Semiconductor Devices With Thick Bottom Oxide Layer
App 20120220091 - Challa; Ashok ;   et al.
2012-08-30
Trench Power MOSFET With Reduced On-Resistance
App 20120187474 - Rexer; Christopher L. ;   et al.
2012-07-26
Rugged semiconductor device architecture
Grant 8,124,981 - Rexer , et al. February 28, 2
2012-02-28
Wide bandgap device in parallel with a device that has a lower avalanche breakdown voltage and a higher forward voltage drop than the wide bandgap device
Grant 7,859,057 - Yedinak , et al. December 28, 2
2010-12-28
Rugged Semiconductor Device Architecture
App 20090302327 - Rexer; Christopher L. ;   et al.
2009-12-10
Trenched Shield Gate Power Semiconductor Devices and Methods of Manufacture
App 20080150020 - Challa; Ashok ;   et al.
2008-06-26
Power Semiconductor Devices Having Termination Structures and Methods of Manufacture
App 20080135931 - Challa; Ashok ;   et al.
2008-06-12
Power semiconductor devices and methods of manufacture
App 20060214221 - Challa; Ashok ;   et al.
2006-09-28
Power semiconductor devices and methods of manufacture
App 20060214222 - Challa; Ashok ;   et al.
2006-09-28
Optimized trench power MOSFET with integrated schottky diode
App 20050199918 - Calafut, Daniel ;   et al.
2005-09-15
Power semiconductor devices and methods of manufacture
App 20050167742 - Challa, Ashok ;   et al.
2005-08-04
Power FET with gate segments covering drain regions disposed in a hexagonal pattern
Grant 5,323,036 - Neilson , et al. June 21, 1
1994-06-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed