loadpatents
Patent applications and USPTO patent grants for Rennie; Michael.The latest application filed is for "media storage bin and method".
Patent | Date |
---|---|
Media Storage Bin And Method App 20220222998 - Spowart; Fraser ;   et al. | 2022-07-14 |
Superconductor Structure With Normal Metal Connection To A Resistor And Method Of Making The Same App 20210217949 - KIRBY; CHRISTOPHER F. ;   et al. | 2021-07-15 |
Preclean and dielectric deposition methodology for superconductor interconnect fabrication Grant 10,985,059 - Wagner , et al. April 20, 2 | 2021-04-20 |
Deposition methodology for superconductor interconnects Grant 10,763,419 - Kirby , et al. Sep | 2020-09-01 |
Preclean And Dielectric Deposition Methodology For Superconductor Interconnect Fabrication App 20200144114 - WAGNER; BRIAN PAUL ;   et al. | 2020-05-07 |
Method of making a superconductor device Grant 10,608,159 - Kirby , et al. | 2020-03-31 |
Method of forming superconductor structures Grant 10,312,142 - Kirby , et al. | 2019-06-04 |
Preclean methodology for superconductor interconnect fabrication Grant 10,312,141 - Kirby , et al. | 2019-06-04 |
Preclean and deposition methodology for superconductor interconnects Grant 10,276,504 - Luu , et al. | 2019-04-30 |
Superconductor device interconnect Grant 10,158,062 - Kirby , et al. Dec | 2018-12-18 |
Deposition Methodology For Superconductor Interconnects App 20180351072 - KIRBY; CHRISTOPHER F. ;   et al. | 2018-12-06 |
Preclean And Deposition Methodology For Superconductor Interconnects App 20180337138 - LUU; VIVIEN ;   et al. | 2018-11-22 |
Superconductor Device Interconnect App 20180301614 - KIRBY; CHRISTOPHER F. ;   et al. | 2018-10-18 |
Superconductor device interconnect Grant 10,003,005 - Kirby , et al. June 19, 2 | 2018-06-19 |
Method Of Forming Superconductor Structures App 20180151430 - KIRBY; Christopher F. ;   et al. | 2018-05-31 |
Method Of Making A Superconductor Device App 20180138389 - KIRBY; CHRISTOPHER F. ;   et al. | 2018-05-17 |
Superconductor Device Interconnect App 20180062061 - KIRBY; CHRISTOPHER F. ;   et al. | 2018-03-01 |
Preclean Methodology For Superconductor Interconnect Fabrication App 20180053689 - KIRBY; CHRISTOPHER F. ;   et al. | 2018-02-22 |
Bipolar junction transistor device having base epitaxy region on etched opening in DARC layer Grant 9,812,445 - Shea , et al. November 7, 2 | 2017-11-07 |
Bipolar Junction Transistor Device Having Base Epitaxy Region On Etched Opening In Darc Layer App 20170309618 - SHEA; PATRICK B. ;   et al. | 2017-10-26 |
Superconductor device interconnect structure Grant 9,780,285 - Kirby , et al. October 3, 2 | 2017-10-03 |
Media transport module Grant 9,248,991 - Peters , et al. February 2, 2 | 2016-02-02 |
Bipolar Junction Transistor Device And Method Of Making The Same App 20150357448 - SHEA; PATRICK B. ;   et al. | 2015-12-10 |
Method of making bipolar junction transistor by forming base epitaxy region on etched opening in DARC layer Grant 9,142,546 - Shea , et al. September 22, 2 | 2015-09-22 |
Bipolar Junction Transistor Device And Method Of Making The Same App 20150162322 - SHEA; PATRICK B. ;   et al. | 2015-06-11 |
Removable media container Grant 8,714,337 - Rennie , et al. May 6, 2 | 2014-05-06 |
Embedded capacitor and method of fabricating the same Grant 8,551,856 - Rennie , et al. October 8, 2 | 2013-10-08 |
Removable Media Container App 20130213990 - Rennie; Michael ;   et al. | 2013-08-22 |
Removable media container Grant 8,479,910 - Rennie , et al. July 9, 2 | 2013-07-09 |
Method for integrating SONOS non-volatile memory into a sub-90 nm standard CMOS foundry process flow Grant 8,409,950 - Shea , et al. April 2, 2 | 2013-04-02 |
Embedded Capacitor And Method Of Fabricating The Same App 20130075862 - Rennie; Michael ;   et al. | 2013-03-28 |
Media presenter Grant 8,366,107 - Deas , et al. February 5, 2 | 2013-02-05 |
Media Transport Module App 20120161389 - Peters; Ken ;   et al. | 2012-06-28 |
Removable Media Container App 20120048877 - Rennie; Michael ;   et al. | 2012-03-01 |
Media Presenter App 20120048876 - Deas; Scott ;   et al. | 2012-03-01 |
Process for fabricating a semiconductor device having deep trench structures Grant 7,402,487 - Rennie , et al. July 22, 2 | 2008-07-22 |
Edge protection process for semiconductor device fabrication Grant 7,208,326 - Rennie , et al. April 24, 2 | 2007-04-24 |
DRAM on SOI App 20060105519 - Davis; Jonathan Philip ;   et al. | 2006-05-18 |
Edge protection process for semiconductor device fabrication App 20060084274 - Rennie; Michael ;   et al. | 2006-04-20 |
Process for fabricating a semiconductor device having deep trench structures App 20060084222 - Rennie; Michael ;   et al. | 2006-04-20 |
Method of forming a gate contact in a semiconductor device Grant 6,927,462 - Goodwin , et al. August 9, 2 | 2005-08-09 |
Method of forming a gate contact in a semiconductor device App 20040043592 - Goodwin, Francis ;   et al. | 2004-03-04 |
Silicon corner rounding by ion implantation for shallow trench isolation Grant 6,174,787 - Fuller , et al. January 16, 2 | 2001-01-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.