Ren; Chenxiao

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ren; Chenxiao.The latest application filed is for "ddr5 client pmic power up sequence and state transitions".

Company Profile

5.12.9

Ren; Chenxiao - Fremont CA
Ren; Chenxiao - San Jose CA
Ren; Chenxiao - Shanghai CN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Ddr5 Client Pmic Power Up Sequence And State Transitions App 20220197366 - Patel; Shwetal Arvind ; et al.	2022-06-23
DDR5 client PMIC power up sequence and state transitions Grant 11,249,539 - Patel , et al. February 15, 2	2022-02-15
Ddr5 Client Pmic Power Up Sequence And State Transitions App 20200409446 - Patel; Shwetal Arvind ; et al.	2020-12-31
DDR5 RCD interface protocol and operation Grant 10,776,293 - Patel , et al. September 15, 2	2020-09-15
DDR5 PMIC interface protocol and operation Grant 10,769,082 - Patel , et al. Sep	2020-09-08
Ddr5 Rcd Interface Protocol And Operation App 20190340141 - Patel; Shwetal Arvind ; et al.	2019-11-07
Ddr5 Pmic Interface Protocol And Operation App 20190340142 - Patel; Shwetal Arvind ; et al.	2019-11-07
Auto-phase-shifting and dynamic on time control current balancing multi-phase constant on time buck converter Grant 10,425,093 - Ren Sept	2019-09-24
Auto-phase-shifting And Dynamic On Time Control Current Balancing Multi-phase Constant On Time Buck Converter App 20190268011 - Ren; Chenxiao	2019-08-29
Resynchronization of a clock associated with each data bit in a double data rate memory system Grant 10,241,538 - Chang , et al.	2019-03-26
Auto-phase-shifting and dynamic on time control current balancing multi-phase constant on time buck converter Grant 10,200,050 - Ren Fe	2019-02-05
Inductive Coupling For Data Communication In A Double Data Rate Memory System App 20180275714 - Chang; David ; et al.	2018-09-27
Resynchronization Of A Clock Associated With Each Data Bit In A Double Data Rate Memory System App 20180239391 - Chang; David ; et al.	2018-08-23
Wireless charger circuit and method Grant 9,525,303 - Jing , et al. December 20, 2	2016-12-20
Wireless Charger Circuit And Method App 20160134156 - Jing; Tao ; et al.	2016-05-12
Wireless charger circuit and method Grant 9,276,625 - Jing , et al. March 1, 2	2016-03-01
Wireless Charger Circuit And Method App 20140194160 - JING; Tao ; et al.	2014-07-10
Frequency synthesizers with dynamic calibration intervals Grant 8,552,804 - Ren , et al. October 8, 2	2013-10-08
Method and apparatus for analog smooth switch in VCO loading control Grant 7,834,708 - Ren November 16, 2	2010-11-16
Clock generator with self-bias bandwidth control Grant 7,586,347 - Ren , et al. September 8, 2	2009-09-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.