Reisinger; Hans

Patent Applications and Registrations

Patent applications and USPTO patent grants for Reisinger; Hans.The latest application filed is for "charge-trapping memory device and methods for operating and manufacturing the cell".

Company Profile

0.22.12

Reisinger; Hans - Grunwald DE
Reisinger; Hans - Gruenwald DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Charge-trapping memory device and methods for operating and manufacturing the cell Grant 7,402,490 - Mikolajick , et al. July 22, 2	2008-07-22
Charge-trapping memory device including high permittivity strips Grant 7,049,651 - Mikolajick , et al. May 23, 2	2006-05-23
Charge-trapping memory device and methods for operating and manufacturing the cell App 20060091448 - Mikolajick; Thomas ; et al.	2006-05-04
Memory device for storing electrical charge and method for fabricating the same Grant 6,995,416 - Reisinger , et al. February 7, 2	2006-02-07
Charge-trapping memory device and methods for operating and manufacturing the cell App 20050104117 - Mikolajick, Thomas ; et al.	2005-05-19
Reactor configuration and method for producing it Grant 6,887,437 - Lehmann , et al. May 3, 2	2005-05-03
Memory device for storing electrical charge and method for fabricating the same App 20040262637 - Reisinger, Hans ; et al.	2004-12-30
Ferroelectric transistor, use thereof in a memory cell configuration and method of producing the ferroelectric transistor Grant 6,710,388 - Haneder , et al. March 23, 2	2004-03-23
Memory cell arrangement Grant 6,627,940 - Schumann , et al. September 30, 2	2003-09-30
Ferroelectric transistor and memory cell configuration with the ferroelectric transistor Grant 6,614,066 - Stengl , et al. September 2, 2	2003-09-02
Optical structure and method for producing the same Grant 6,614,575 - Gruning , et al. September 2, 2	2003-09-02
Method for fabricating a semiconductor component App 20030114018 - Gutsche, Martin ; et al.	2003-06-19
Storage Capacitor For A Dram App 20020126543 - Reisinger, Hans ; et al.	2002-09-12
Ferroelectric transistor and memory cell configuration with the ferroelectric transistor App 20020117702 - Stengl, Reinhard ; et al.	2002-08-29
Integrated circuit configuration having at least one capacitor and method for producing the same Grant 6,441,424 - Klose , et al. August 27, 2	2002-08-27
Capacitor for semiconductor configuration and method for fabricating a dielectric layer therefor App 20020093781 - Bachhofer, Harald ; et al.	2002-07-18
Memory cell configuration and method for fabricating it App 20020071320 - Willer, Josef ; et al.	2002-06-13
Method for fabricating a memory cell configuration App 20020055247 - Reisinger, Hans	2002-05-09
Memory cell configuration and method for fabricating it Grant 6,365,944 - Reisinger April 2, 2	2002-04-02
Ferroelectric transistor, use thereof in a memory cell confuguration and method of producing the ferroelectric transistor App 20010038117 - Haneder, Thomas Peter ; et al.	2001-11-08
DRAM memory capacitor, and method for its production App 20010031526 - Beitel, Gerhard ; et al.	2001-10-18
Integrated circuit configuration, method for producing it, and wafer including integrated circuit configurations App 20010020730 - Stengl, Reinhard ; et al.	2001-09-13
Electrically programmable non-volatile memory cell configuration Grant 6,215,140 - Reisinger , et al. April 10, 2	2001-04-10
Method for the fabrication of a doped silicon layer Grant 6,197,666 - Schafer , et al. March 6, 2	2001-03-06
Electrically programmable memory cell array, using charge carrier traps and insulation trenches Grant 6,191,459 - Hofmann , et al. February 20, 2	2001-02-20
Process of forming a semiconductor capacitor including forming a hemispherical grain statistical mask with silicon and germanium Grant 6,140,177 - Schafer , et al. October 31, 2	2000-10-31
Method for operating a non-volatile memory cell arrangement Grant 6,137,718 - Reisinger October 24, 2	2000-10-24
Manufacturing method for a capacitor in an integrated storage circuit Grant 6,127,220 - Lange , et al. October 3, 2	2000-10-03
Electrically programmable memory cell configuration Grant 6,118,159 - Willer , et al. September 12, 2	2000-09-12
Method of operating a storage cell arrangement Grant 6,040,995 - Reisinger , et al. March 21, 2	2000-03-21
Memory cell configuration and method for its fabrication Grant 5,994,746 - Reisinger , et al. November 30, 1	1999-11-30
Electrically programmable memory cell arrangement and method for its manufacture Grant 5,959,328 - Krautschneider , et al. September 28, 1	1999-09-28
Method for manufacturing fine structures Grant 5,943,571 - Schaefer , et al. August 24, 1	1999-08-24
Method of manufacturing a perforated workpiece Grant 5,262,021 - Lehmann , et al. November 16, 1	1993-11-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.