loadpatents
name:-0.0064418315887451
name:-0.0078420639038086
name:-0.0012199878692627
Rein; Achim Patent Filings

Rein; Achim

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rein; Achim.The latest application filed is for "sensor assembly for detecting an approaching and/or contacting object, and method for assembling a sensor assembly".

Company Profile
0.6.6
  • Rein; Achim - Munich N/A DE
  • Rein; Achim - Munchen DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Sensor arrangement for detection of proximity and/or touching, as well as a kit and method for assembling a sensor arrangement
Grant 9,362,906 - Senninger , et al. June 7, 2
2016-06-07
Sensor assembly for detecting an approaching and/or contacting object, and method for assembling a sensor assembly
Grant 9,329,217 - Senninger , et al. May 3, 2
2016-05-03
Sensor Assembly For Detecting An Approaching And/or Contacting Object, And Method For Assembling A Sensor Assembly
App 20130241576 - Senninger; Christian ;   et al.
2013-09-19
Sensor Arrangement For Detection Of Proximity And/or Touching, As Well As A Kit And Method For Assembling A Sensor Arrangement
App 20130234782 - Senninger; Christian ;   et al.
2013-09-12
Method for calculating the capacity of a layout of an integrated circuit with the aid of a computer, and application of the method to integrated circuit fabrication
Grant 6,865,727 - Frerichs , et al. March 8, 2
2005-03-08
Method and configuration for verifying a layout of an integrated circuit and application thereof for fabricating the integrated circuit
Grant 6,665,846 - Rein , et al. December 16, 2
2003-12-16
Method for calculating the capacity of a layout of an integrated circuit with the aid of a computer, and application of the method to integrated circuit fabrication
App 20020144224 - Frerichs, Martin ;   et al.
2002-10-03
Method and configuration for verifying a layout of an integrated circuit and application thereof for fabricating the integrated circuit
App 20020016948 - Rein, Achim ;   et al.
2002-02-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed