loadpatents
name:-0.0075290203094482
name:-0.007861852645874
name:-0.0003972053527832
REGISTER, II; LEONARD FRANKLIN Patent Filings

REGISTER, II; LEONARD FRANKLIN

Patent Applications and Registrations

Patent applications and USPTO patent grants for REGISTER, II; LEONARD FRANKLIN.The latest application filed is for "method for fabricating magnetic solid state devices".

Company Profile
0.7.6
  • REGISTER, II; LEONARD FRANKLIN - ROUND ROCK TX
  • Register, II; Leonard Franklin - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method For Fabricating Magnetic Solid State Devices
App 20180323370 - REGISTER, II; LEONARD FRANKLIN ;   et al.
2018-11-08
Method for fabricating magnetic solid state devices
Grant 10,121,962 - Register, II , et al. November 6, 2
2018-11-06
Transistor that employs collective magnetic effects thereby providing improved energy efficiency
Grant 9,825,218 - MacDonald , et al. November 21, 2
2017-11-21
Transistor That Employs Collective Magnetic Effects Thereby Providing Improved Energy Efficiency
App 20170104151 - Banerjee; Sanjay K. ;   et al.
2017-04-13
Topological insulator-based field-effect transistor
Grant 8,629,427 - Banerjee , et al. January 14, 2
2014-01-14
Topological Insulator-Based Field-Effect Transistor
App 20120273763 - Banerjee; Sanjay K. ;   et al.
2012-11-01
Bi-layer pseudo-spin field-effect transistor
Grant 8,263,967 - Banerjee , et al. September 11, 2
2012-09-11
Bi-layer Pseudo-spin Field-effect Transistor
App 20120212257 - Banerjee; Sanjay K. ;   et al.
2012-08-23
Bi-layer pseudo-spin field-effect transistor
Grant 8,188,460 - Banerjee , et al. May 29, 2
2012-05-29
Incorporating gate control over a resonant tunneling structure in CMOS to reduce off-state current leakage, supply voltage and power consumption
Grant 8,008,649 - Register, II , et al. August 30, 2
2011-08-30
Incorporating Gate Control Over A Resonant Tunneling Structure In Cmos To Reduce Off-state Current Leakage, Supply Voltage And Power Consumption
App 20100207101 - Register, II; Leonard Franklin ;   et al.
2010-08-19
Bi-layer Pseudo-spin Field-effect Transistor
App 20100127243 - Banerjee; Sanjay K. ;   et al.
2010-05-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed