Refaeli; Jehoda
Patent Applications and Registrations
Patent applications and USPTO patent grants for Refaeli; Jehoda.The latest application filed is for "safe-stating a system interconnect within a data processing system".
- Refaeli; Jehoda - Austin TX
| Patent | Date |
|---|---|
| Safe-stating A System Interconnect Within A Data Processing System App 20220269563 - Pal Chowdhury; Arjun ; et al. | 2022-08-25 |
| Method and system for fault collection and reaction in system-on-chip Grant 11,334,409 - Nautiyal , et al. May 17, 2 | 2022-05-17 |
| Method And System For Fault Collection And Reaction In System-on-chip App 20210397502 - Nautiyal; Hemant ; et al. | 2021-12-23 |
| Circuitry for checking operation of error correction code (ECC) circuitry Grant 11,069,421 - Refaeli , et al. July 20, 2 | 2021-07-20 |
| Systems and methods for interrupt distribution Grant 10,838,760 - Freeman , et al. November 17, 2 | 2020-11-17 |
| Data processing system having lockstep operation Grant 10,802,932 - Refaeli , et al. October 13, 2 | 2020-10-13 |
| Data processing system having dynamic thread control Grant 10,445,133 - Gamoneda , et al. Oc | 2019-10-15 |
| Data Processing System Having Lockstep Operation App 20190171536 - REFAELI; JEHODA ; et al. | 2019-06-06 |
| Systems And Methods For Interrupt Distribution App 20190163519 - FREEMAN; Jeffrey ; et al. | 2019-05-30 |
| Systems And Methods For Transmitting Messages In A Controller Area Network App 20180227145 - Brochi; Antonio Mauricio ; et al. | 2018-08-09 |
| Data Processing System Having Dynamic Thread Control App 20170255485 - Gamoneda; Jonathan J. ; et al. | 2017-09-07 |
| Comparator and clock signal generation circuit Grant 8,975,926 - Zhang , et al. March 10, 2 | 2015-03-10 |
| Comparator And Clock Signal Generation Circuit App 20140300400 - Zhang; Wenzhong ; et al. | 2014-10-09 |
| System and method for soft error detection in memory devices Grant 8,717,829 - Sharma , et al. May 6, 2 | 2014-05-06 |
| System And Method For Soft Error Detection In Memory Devices App 20130343133 - Sharma; Ashish ; et al. | 2013-12-26 |
| Interface system and method with backward compatibility Grant 8,615,610 - Miller , et al. December 24, 2 | 2013-12-24 |
| Interface System And Method With Backward Compatibility App 20130086283 - Miller; Gary L. ; et al. | 2013-04-04 |
| Device and technique for transistor well biasing Grant 8,164,378 - Pietri , et al. April 24, 2 | 2012-04-24 |
| Error detector in a cache memory using configurable way redundancy Grant 7,809,980 - Refaeli , et al. October 5, 2 | 2010-10-05 |
| Device And Technique For Transistor Well Biasing App 20090278571 - Pietri; Stefano ; et al. | 2009-11-12 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 