loadpatents
Patent applications and USPTO patent grants for Reddy; Subodh M..The latest application filed is for "system and method for content storage and retrieval".
Patent | Date |
---|---|
Dynamic evolving virtual classroom Grant 9,646,508 - Reddy , et al. May 9, 2 | 2017-05-09 |
Symbolic hyper-graph database Grant 9,507,875 - Reddy November 29, 2 | 2016-11-29 |
System and method for clock network meta-synthesis Grant 9,280,628 - Walker , et al. March 8, 2 | 2016-03-08 |
System and method for content storage and retrieval Grant 9,147,002 - Reddy , et al. September 29, 2 | 2015-09-29 |
Designing analog circuits Grant 8,799,841 - Reddy , et al. August 5, 2 | 2014-08-05 |
System and Method for Content Storage and Retrieval App 20140040363 - Reddy; Subodh M. ;   et al. | 2014-02-06 |
Dynamic Evolving Virtual Classroom App 20140004496 - REDDY; Subodh M. ;   et al. | 2014-01-02 |
Designing Analog Circuits App 20130263072 - REDDY; Subodh M. ;   et al. | 2013-10-03 |
Transition-based macro-models for analog simulation Grant 8,527,257 - Reddy , et al. September 3, 2 | 2013-09-03 |
Symbolic Hyper-graph Database App 20130212131 - REDDY; Subodh M. | 2013-08-15 |
System And Method For Clock Network Meta-synthesis App 20130055186 - Walker; William ;   et al. | 2013-02-28 |
Transition-based Macro-models For Analog Simulation App 20130006595 - Reddy; Subodh M. ;   et al. | 2013-01-03 |
Constructing a replica-based clock tree Grant 8,255,196 - Walker , et al. August 28, 2 | 2012-08-28 |
System and method for providing an improved sliding window scheme for clock mesh analysis Grant 7,802,215 - Reddy , et al. September 21, 2 | 2010-09-21 |
Analyzing timing uncertainty in mesh-based architectures Grant 7,801,718 - Reddy , et al. September 21, 2 | 2010-09-21 |
Border-enhanced sliding window scheme (SWS) for determining clock timing in a mesh-based clock architecture Grant 7,788,613 - Walker , et al. August 31, 2 | 2010-08-31 |
Constructing a Replica-Based Clock Tree App 20100049481 - Walker; William W. ;   et al. | 2010-02-25 |
Computing current in a digital circuit based on an accurate current model for library cells Grant 7,313,771 - Reddy , et al. December 25, 2 | 2007-12-25 |
System and Method for Providing an Improved Sliding Window Scheme for Clock Mesh Analysis App 20070283305 - Reddy; Subodh M. ;   et al. | 2007-12-06 |
Analyzing Timing Uncertainty in Mesh-Based Architectures App 20070208552 - Reddy; Subodh M. ;   et al. | 2007-09-06 |
Analyzing substrate noise Grant 7,246,335 - Murgai , et al. July 17, 2 | 2007-07-17 |
Border-Enhanced Sliding Window Scheme (SWS) for Determining Clock Timing in a Mesh-Based Clock Architecture App 20070038430 - Walker; William W. ;   et al. | 2007-02-15 |
Computing current in a digital circuit based on an accurate current model for library cells App 20060225009 - Reddy; Subodh M. ;   et al. | 2006-10-05 |
Analyzing substrate noise App 20060184904 - Murgai; Rajeev ;   et al. | 2006-08-17 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.