Reddy; Sagar V.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Reddy; Sagar V..The latest application filed is for "dynamic transform in blockchain header validation".

Company Profile

3.9.5

Reddy; Sagar V. - Sunnyvale CA
Reddy; Sagar V. - Santa Clara CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Dynamic transform in blockchain header validation Grant 11,296,866 - Rodriguez De Castro , et al. April 5, 2	2022-04-05
Cryptographic ASIC including circuitry-encoded transformation function Grant 10,936,758 - Rodriguez De Castro , et al. March 2, 2	2021-03-02
Cryptographic ASIC with combined transformation and one-way functions Grant 10,885,228 - Rodriguez De Castro , et al. January 5, 2	2021-01-05
Dynamic Transform In Blockchain Header Validation App 20200228319 - Rodriguez De Castro; Edward L. ; et al.	2020-07-16
Performance sensitive series string power supply Grant 10,594,213 - Rodriguez De Castro , et al.	2020-03-17
Actively controlled series string power supply Grant 10,591,966 - Rodriguez De Castro , et al.	2020-03-17
Cryptographic Asic With Combined Transformation And One-way Functions App 20190325165 - Rodriguez De Castro; Edward L. ; et al.	2019-10-24
Cryptographic Asic Including Circuitry-encoded Transformation Function App 20190272393 - Rodriguez De Castro; Edward L. ; et al.	2019-09-05
Cryptographic ASIC with combined transformation and one-way functions Grant 10,372,943 - Rodriguez De Castro , et al.	2019-08-06
Cryptographic ASIC including circuitry-encoded transformation function Grant 10,262,164 - Rodriguez De Castro , et al.	2019-04-16
Cryptographic Asic Including Circuitry-encoded Transformation Function App 20170206382 - Rodriguez De Castro; Edward L. ; et al.	2017-07-20
Mechanism for compensating for gate leakage in a memory Grant 7,515,475 - Reddy April 7, 2	2009-04-07
Hybrid dual match line architecture for content addressable memories and other data structures Grant 7,474,546 - Shastry , et al. January 6, 2	2009-01-06
Hybrid Dual Match Line Architecture For Content Addressable Memories And Other Data Structures App 20080239778 - Shastry; Shashank ; et al.	2008-10-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.