Raymond; Jonathan H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Raymond; Jonathan H..The latest application filed is for "operation of a multi-slice processor implementing a unified page walk cache".

Company Profile

3.8.6

Raymond; Jonathan H. - Richmond VT
Raymond; Jonathan H. - Essex Junction VT
Raymond; Jonathan H. - Underhill VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Operation of a multi-slice processor implementing a unified page walk cache Grant 11,157,415 - Hicks , et al. October 26, 2	2021-10-26
Operation of a multi-slice processor implementing exception handling in a nested translation environment Grant 10,824,494 - Hicks , et al. November 3, 2	2020-11-03
Operation Of A Multi-slice Processor Implementing A Unified Page Walk Cache App 20200125496 - HICKS; DWAIN A. ; et al.	2020-04-23
Operation of a multi-slice processor implementing a unified page walk cache Grant 10,534,715 - Hicks , et al. Ja	2020-01-14
Operation Of A Multi-slice Processor Implementing Exception Handling In A Nested Translation Environment App 20180293126 - HICKS; DWAIN A. ; et al.	2018-10-11
Operation of a multi-slice processor implementing exception handling in a nested translation environment Grant 10,042,691 - Hicks , et al. August 7, 2	2018-08-07
Operation Of A Multi-slice Processor Implementing A Unified Page Walk Cache App 20170308474 - HICKS; DWAIN A. ; et al.	2017-10-26
Operation Of A Multi-slice Processor Implementing Exception Handling In A Nested Translation Environment App 20170308425 - HICKS; DWAIN A. ; et al.	2017-10-26
Self-selected variable power integrated circuit Grant 8,988,139 - Phan , et al. March 24, 2	2015-03-24
Self-selected Variable Power Integrated Circuit App 20140354333 - Phan; Nghia V. ; et al.	2014-12-04
Multilevel parallel CRC generation and checking circuit Grant 7,225,387 - Lin , et al. May 29, 2	2007-05-29
Multilevel parallel CRC generation and checking circuit App 20050172205 - Lin, Ming-i M. ; et al.	2005-08-04
Personal computer with bus interface controller coupled directly with local processor and input/output data buses and for anticipating memory control changes on arbitration for bus access Grant 5,353,417 - Fuoco , et al. October 4, 1	1994-10-04
Logic macro and protocol for reduced power consumption during idle state Grant 5,300,831 - Pham , et al. April 5, 1	1994-04-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.