Rattier; Maxime Jean

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rattier; Maxime Jean.The latest application filed is for "integrated dual waveguides".

Company Profile

0.29.3

Rattier; Maxime Jean - Paris FR
Rattier; Maxime Jean - Pasadena CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Waveguide photodetector with integrated electronics Grant 7,616,904 - Gunn, III , et al. November 10, 2	2009-11-10
Wafer-level testing of optical and optoelectronic chips Grant 7,586,608 - Gunn, III , et al. September 8, 2	2009-09-08
Waveguide photodetector with integrated electronics Grant 7,453,132 - Gunn, III , et al. November 18, 2	2008-11-18
Wafer-level testing of optical and optoelectronic chips Grant 7,262,852 - Gunn, III , et al. August 28, 2	2007-08-28
Optical waveguide grating coupler with varying scatter cross sections Grant 7,260,293 - Gunn, III , et al. August 21, 2	2007-08-21
Light scattering structures formed in silicon waveguides Grant 7,251,403 - Gunn, III , et al. July 31, 2	2007-07-31
Integrated dual waveguides Grant 7,231,105 - Gunn, III , et al. June 12, 2	2007-06-12
CMOS process active waveguides on five layer substrates Grant 7,218,826 - Gunn, III , et al. May 15, 2	2007-05-15
Optical waveguide grating coupler incorporating reflective optical elements and anti-reflection elements Grant 7,184,627 - Gunn, III , et al. February 27, 2	2007-02-27
Integrated dual waveguides App 20070009196 - Gunn; Lawrence C. III ; et al.	2007-01-11
CMOS process polysilicon strip loaded waveguides with a two layer core Grant 7,136,563 - Gunn, III , et al. November 14, 2	2006-11-14
Flip-chip devices formed on photonic integrated circuit chips App 20060239612 - De Dobbelaere; Peter ; et al.	2006-10-26
CMOS process polysilicon strip loaded waveguides with a three layer core Grant 7,116,881 - Gunn, III , et al. October 3, 2	2006-10-03
Polysilicon and silicon dioxide light scatterers for silicon waveguides Grant 7,095,936 - Gunn, III , et al. August 22, 2	2006-08-22
Light scattering structures formed in upper layer of strip loaded waveguides Grant 7,082,245 - Gunn, III , et al. July 25, 2	2006-07-25
CMOS process waveguide coupler Grant 7,082,247 - Gunn, III , et al. July 25, 2	2006-07-25
Light scattering structures formed in lower layer of strip loaded waveguides Grant 7,082,246 - Gunn, III , et al. July 25, 2	2006-07-25
Light scattering structures formed in lower layers of strip loaded waveguides Grant 7,079,742 - Gunn, III , et al. July 18, 2	2006-07-18
CMOS process active waveguides Grant 7,072,556 - Gunn, III , et al. July 4, 2	2006-07-04
Polarization splitting grating couplers Grant 7,068,887 - Gunn, III , et al. June 27, 2	2006-06-27
Polysilicon light scatterers for silicon waveguides on five layer substrates Grant 7,058,273 - Gunn, III , et al. June 6, 2	2006-06-06
Light scattering structures formed in silicon strip loaded waveguides Grant 7,054,534 - Gunn, III , et al. May 30, 2	2006-05-30
Light scattering structures formed in upper layers of strip loaded waveguides Grant 7,054,533 - Gunn, III , et al. May 30, 2	2006-05-30
Polysilicon light scatterers for silicon waveguides Grant 7,046,894 - Gunn, III , et al. May 16, 2	2006-05-16
Active waveguides for optoelectronic devices Grant 7,046,896 - Gunn, III , et al. May 16, 2	2006-05-16
Active waveguides for optoelectronic devices Grant 7,046,895 - Gunn, III , et al. May 16, 2	2006-05-16
Integrated dual waveguides Grant 7,027,673 - Gunn, III , et al. April 11, 2	2006-04-11
CMOS process silicon waveguides Grant 7,010,208 - Gunn, III , et al. March 7, 2	2006-03-07
Active waveguides for optoelectronic devices Grant 6,999,670 - Gunn, III , et al. February 14, 2	2006-02-14
Polysilicon and silicon dioxide light scatterers for silicon waveguides on five layer substrates Grant 6,993,236 - Gunn, III , et al. January 31, 2	2006-01-31
Methods of incorporating germanium within CMOS process Grant 6,887,773 - Gunn, III , et al. May 3, 2	2005-05-03
Methods of incorporating germanium within CMOS process App 20040092104 - Gunn, Lawrence C. III ; et al.	2004-05-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.