Rategh; Hamid Reza
Patent Applications and Registrations
Patent applications and USPTO patent grants for Rategh; Hamid Reza.The latest application filed is for "method of using non-volatile memories for on-dimm memory address list storage".
- Rategh; Hamid Reza - Santa Clara CA
- Rategh; Hamid Reza - Cupertino CA
- Rategh; Hamid Reza - Stanford CA
| Patent | Date |
|---|---|
| Method of using non-volatile memories for on-DIMM memory address list storage Grant 9,240,248 - Rategh , et al. January 19, 2 | 2016-01-19 |
| Method Of Using Non-volatile Memories For On-dimm Memory Address List Storage App 20150016192 - RATEGH; Hamid Reza ; et al. | 2015-01-15 |
| Method of using non-volatile memories for on-DIMM memory address list storage Grant 8,861,277 - Rategh , et al. October 14, 2 | 2014-10-14 |
| Multi-use input/output pin systems and methods Grant 7,579,876 - Chen , et al. August 25, 2 | 2009-08-25 |
| Method and apparatus for gain control Grant 7,173,406 - Rategh February 6, 2 | 2007-02-06 |
| Method and apparatus for compensating and improving efficiency in a variable power amplifier Grant 7,102,444 - Shanjani , et al. September 5, 2 | 2006-09-05 |
| Temperature compensated bias network Grant 7,019,508 - Rategh , et al. March 28, 2 | 2006-03-28 |
| Planar transformer App 20060055495 - Rategh; Hamid Reza | 2006-03-16 |
| Method and apparatus for optimization of amplifier with adjustable output range Grant 7,009,454 - Rategh , et al. March 7, 2 | 2006-03-07 |
| Temperature Compensated Bias Network App 20050285586 - Rategh, Hamid Reza ; et al. | 2005-12-29 |
| Method and apparatus for gain control App 20050285675 - Rategh, Hamid Reza | 2005-12-29 |
| Method and apparatus for compensating and improving efficiency in a variable power amplifier App 20050156671 - Shanjani, Payman Hosseinzadeh ; et al. | 2005-07-21 |
| Method and apparatus for optimization of amplifier with adjustable output range App 20050156670 - Rategh, Hamid Reza ; et al. | 2005-07-21 |
| Compact layout for a semiconductor device Grant 6,856,004 - Kiaei , et al. February 15, 2 | 2005-02-15 |
| Dynamic matching in cascode circuits Grant 6,803,824 - Rategh , et al. October 12, 2 | 2004-10-12 |
| Integrated circuits with scalable design Grant 6,760,900 - Rategh , et al. July 6, 2 | 2004-07-06 |
| Internal impedance match in integrated circuits App 20040012457 - Soltan, Mehdi Frederik ; et al. | 2004-01-22 |
| Compact layout for a semiconductor device App 20030214016 - Kiaei, Ali ; et al. | 2003-11-20 |
| Dynamic matching in cascode circuits App 20030112078 - Rategh, Hamid Reza ; et al. | 2003-06-19 |
| Internal impedance match in integrated circuits App 20030112090 - Soltan, Mehdi Frederik ; et al. | 2003-06-19 |
| Integrated circuits with scalable design App 20030106038 - Rategh, Hamid Reza ; et al. | 2003-06-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 