Raszka; Jaroslav
Patent Applications and Registrations
Patent applications and USPTO patent grants for Raszka; Jaroslav.The latest application filed is for "delay circuit with multiple dependencies".
- Raszka; Jaroslav - San Jose CA
- Raszka; Jaroslav - Fremont CA
| Patent | Date |
|---|---|
| Delay Circuit with Multiple Dependencies App 20220283549 - Zhao; Bo ; et al. | 2022-09-08 |
| Sram bit cell retention Grant 11,152,046 - Raszka , et al. October 19, 2 | 2021-10-19 |
| Retention voltage generator circuit Grant 11,004,482 - Lim , et al. May 11, 2 | 2021-05-11 |
| Low leakage power switch Grant 10,630,290 - Lim , et al. | 2020-04-21 |
| Low leakage power switch Grant 10,523,194 - Raszka , et al. Dec | 2019-12-31 |
| Low Leakage Power Switch App 20190097631 - Lim; Jaemyung ; et al. | 2019-03-28 |
| Low Leakage Power Switch App 20190097622 - Raszka; Jaroslav ; et al. | 2019-03-28 |
| Adaptive diode sizing techniques for reducing memory power leakage Grant 9,922,699 - Sinangil , et al. March 20, 2 | 2018-03-20 |
| Bit-cell voltage control system Grant 9,672,902 - Sinangil , et al. June 6, 2 | 2017-06-06 |
| Methods and apparatuses for a sense amplifier Grant 7,355,914 - Raszka April 8, 2 | 2008-04-08 |
| Memory cell sensing with low noise generation Grant 7,184,346 - Raszka , et al. February 27, 2 | 2007-02-27 |
| Methods and apparatuses for a sense amplifier App 20070041236 - Raszka; Jaroslav | 2007-02-22 |
| Methods and apparatuses for a dual-polarity non-volatile memory cell Grant 7,130,213 - Raszka October 31, 2 | 2006-10-31 |
| Electrically-alterable non-volatile memory cell Grant 7,095,076 - Han , et al. August 22, 2 | 2006-08-22 |
| Methods and apparatuses for test circuitry for a dual-polarity non-volatile memory cell Grant 6,992,938 - Shubat , et al. January 31, 2 | 2006-01-31 |
| Memory cell sensing with low noise generation Grant 6,850,446 - Raszka , et al. February 1, 2 | 2005-02-01 |
| Methods and apparatuses for maintaining information stored in a non-volatile memory cell Grant 6,842,375 - Raszka January 11, 2 | 2005-01-11 |
| Electrically-alterable non-volatile memory cell Grant 6,788,574 - Han , et al. September 7, 2 | 2004-09-07 |
| Built-in precision shutdown apparatus for effectuating self-referenced access timing scheme Grant 6,597,629 - Raszka , et al. July 22, 2 | 2003-07-22 |
| Low power read circuitry for a memory circuit based on charge redistribution between bitlines and sense amplifier Grant 6,473,356 - Raszka October 29, 2 | 2002-10-29 |
| Fast read/write cycle memory device having a self-timed read/write control circuit Grant 6,392,957 - Shubat , et al. May 21, 2 | 2002-05-21 |
| Dual port memory device with vertical shielding Grant 6,084,820 - Raszka July 4, 2 | 2000-07-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 