| Patent | Date |
|---|
Statistical timing analysis considering multiple-input switching
Grant 11,093,675 - Sinha , et al. August 17, 2 | 2021-08-17 |
Model order reduction in transistor level timing
Grant 10,949,593 - Allen , et al. March 16, 2 | 2021-03-16 |
Model Order Reduction In Transistor Level Timing
App 20190332735 - ALLEN; Robert J. ; et al. | 2019-10-31 |
Model order reduction in transistor level timing
Grant 10,394,986 - Allen , et al. A | 2019-08-27 |
Model Order Reduction In Transistor Level Timing
App 20180373830 - ALLEN; Robert J. ; et al. | 2018-12-27 |
Model order reduction in transistor level timing
Grant 10,031,988 - Allen , et al. July 24, 2 | 2018-07-24 |
Prioritized path tracing in statistical timing analysis of integrated circuits
Grant 9,690,899 - Rao , et al. June 27, 2 | 2017-06-27 |
Deterministic And Statistical Timing Modeling For Differential Circuits
App 20170169148 - Gupta; Hemlata ; et al. | 2017-06-15 |
Deterministic and statistical timing modeling for differential circuits
Grant 9,659,121 - Gupta , et al. May 23, 2 | 2017-05-23 |
Prioritized Path Tracing In Statistical Timing Analysis Of Integrated Circuits
App 20170046469 - Rao; Vasant ; et al. | 2017-02-16 |
Model Order Reduction In Transistor Level Timing
App 20160085890 - ALLEN; Robert J. ; et al. | 2016-03-24 |
Method for improving static timing analysis and optimizing circuits using reverse merge
Grant 8,776,004 - Borkam , et al. July 8, 2 | 2014-07-08 |
Modeling loading effects of a transistor network
Grant 8,655,634 - Hathaway , et al. February 18, 2 | 2014-02-18 |
Method for Improving Static Timing Analysis and Optimizing Circuits Using Reverse Merge
App 20120185810 - Borkam; Frank ; et al. | 2012-07-19 |
Timing point selection for a static timing analysis in the presence of interconnect electrical elements
Grant 8,201,120 - Soreff , et al. June 12, 2 | 2012-06-12 |
Affinity-based clustering of vectors for partitioning the columns of a matrix
Grant 8,112,735 - Kalafala , et al. February 7, 2 | 2012-02-07 |
Modeling Loading Effects of a Transistor Network
App 20110224965 - Hathaway; David J. ; et al. | 2011-09-15 |
Timing Point Selection For A Static Timing Analysis In The Presence Of Interconnect Electrical Elements
App 20110167395 - Soreff; Jeffrey P. ; et al. | 2011-07-07 |
Affinity-based clustering of vectors for partitioning the columns of a matrix
Grant 7,958,484 - Kalafala , et al. June 7, 2 | 2011-06-07 |
System and method for improved hierarchical analysis of electronic circuits
Grant 7,870,515 - Shephard, III , et al. January 11, 2 | 2011-01-11 |
System and Method for Improved Hierarchical Analysis of Electronic Circuits
App 20090183130 - Shephard, III; Philip G. ; et al. | 2009-07-16 |
Affinity-based Clustering Of Vectors For Partitioning The Columns Of A Matrix
App 20080140983 - Kalafala; Kerim ; et al. | 2008-06-12 |
Affinity-based clustering of vectors for partitioning the columns of a matrix
Grant 7,353,359 - Kalafala , et al. April 1, 2 | 2008-04-01 |
Hybrid linear wire model approach to tuning transistor widths of circuits with RC interconnect
Grant 7,325,210 - Rao , et al. January 29, 2 | 2008-01-29 |
Affinity-based Clustering Of Vectors For Partitioning The Columns Of A Matrix
App 20070276896 - Kalafala; Kerim ; et al. | 2007-11-29 |
Multiple mode approach to building static timing models for digital transistor circuits
App 20070234253 - Soreff; Jeffrey P. ; et al. | 2007-10-04 |
Hybrid linear wire model approach to tuning transistor widths of circuits with RC interconnect
App 20060206845 - Rao; Vasant ; et al. | 2006-09-14 |
Affinity-based clustering of vectors for partitioning the columns of a matrix
App 20050091298 - Kalafala, Kerim ; et al. | 2005-04-28 |
| 