Rao; Hari

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rao; Hari.The latest application filed is for "fault resilient flip-flop with balanced topology and negative feedback".

Company Profile

3.21.22

Rao; Hari - San Diego CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fault resilient flip-flop with balanced topology and negative feedback Grant 11,387,819 - Rao July 12, 2	2022-07-12
Fault Resilient Flip-flop With Balanced Topology And Negative Feedback App 20220190813 - RAO; Hari	2022-06-16
Triple Modular Redundancy Flip-flop With Improved Power Performance Area And Design For Testability App 20220109445 - RAO; Hari ; et al.	2022-04-07
Triple modular redundancy flip-flop with improved power performance area and design for testability Grant 11,296,700 - Rao , et al. April 5, 2	2022-04-05
High bandwidth double-pumped memory Grant 10,658,029 - Nguyen , et al.	2020-05-19
High Bandwidth Double-pumped Memory App 20200098422 - NGUYEN; Hoan Huu ; et al.	2020-03-26
Energy-efficient variable power adder and methods of use thereof Grant 10,223,071 - Rao	2019-03-05
Energy-Efficient Variable Power Adder and Methods of Use Thereof App 20180300107 - Rao; Hari	2018-10-18
Serial configuration of a reconfigurable instruction cell array Grant 9,330,040 - Rao , et al. May 3, 2	2016-05-03
Switching fabric for embedded reconfigurable computing Grant 9,210,486 - Rao , et al. December 8, 2	2015-12-08
Memory device having a local current sink Grant 9,196,341 - Kim , et al. November 24, 2	2015-11-24
Method and apparatus for dynamic power saving with flexible gating in a cross-bar architecture Grant 9,189,438 - Rao , et al. November 17, 2	2015-11-17
Memory Device Having A Local Current Sink App 20150287449 - Kim; Jung Pill ; et al.	2015-10-08
Buffer testing for reconfigurable instruction cell arrays Grant 9,081,060 - Rao , et al. July 14, 2	2015-07-14
Memory device having a local current sink Grant 9,042,163 - Kim , et al. May 26, 2	2015-05-26
Buffer Testing For Reconfigurable Instruction Cell Arrays App 20150100842 - Rao; Hari ; et al.	2015-04-09
Serial Configuration Of A Reconfigurable Instruction Cell Array App 20150074324 - Rao; Hari ; et al.	2015-03-12
Parallel configuration of a reconfigurable instruction cell array Grant 8,860,457 - Rao , et al. October 14, 2	2014-10-14
Method And Apparatus For Dynamic Power Saving With Flexible Gating In A Cross-bar Architecture App 20140281112 - Rao; Hari ; et al.	2014-09-18
Parallel Configuration of a Reconfigurable Instruction Cell Array App 20140258678 - Rao; Hari ; et al.	2014-09-11
Switching Fabric for Embedded Reconfigurable Computing App 20140247825 - Rao; Hari ; et al.	2014-09-04
Resistance based memory circuit with digital sensing Grant 8,264,895 - Rao September 11, 2	2012-09-11
Systems and methods for dynamic power savings in electronic memory operation Grant 8,199,602 - Rao , et al. June 12, 2	2012-06-12
System and method of providing power using switching circuits Grant 8,183,713 - Rao , et al. May 22, 2	2012-05-22
System and method of pulse generation Grant 8,102,720 - Rao , et al. January 24, 2	2012-01-24
Dynamic power saving memory architecture Grant 8,098,540 - Rao , et al. January 17, 2	2012-01-17
Self-timing for a multi-ported memory system Grant 8,082,401 - Rao , et al. December 20, 2	2011-12-20
Multi-Bank Read/Write To Reduce Test-Time In Memories App 20110280092 - Rao; Hari	2011-11-17
Memory Device Having A Local Current Sink App 20110280057 - Kim; Jung Pill ; et al.	2011-11-17
System and method of conditional control of latch circuit devices Grant 7,962,681 - Rao , et al. June 14, 2	2011-06-14
Resistance Based Memory Circuit With Digital Sensing App 20110128771 - Rao; Hari	2011-06-02
In-situ resistance measurement for magnetic random access memory (MRAM) Grant 7,929,334 - Rao , et al. April 19, 2	2011-04-19
Systems and Methods for Dynamic Power Savings in Electronic Memory Operation App 20100290305 - Rao; Hari ; et al.	2010-11-18
Self-Timing For A Multi-Ported Memory System App 20100250865 - Rao; Hari ; et al.	2010-09-30
Systems and methods for dynamic power savings in electronic memory operation Grant 7,791,976 - Rao , et al. September 7, 2	2010-09-07
System and Method of Pulse Generation App 20100195379 - Rao; Hari ; et al.	2010-08-05
In-situ Resistance Measurement For Magnetic Random Access Memory (mram) App 20100188894 - Rao; Hari ; et al.	2010-07-29
Dynamic Power Saving Memory Architecture App 20090323453 - Rao; Hari ; et al.	2009-12-31
Systems and Methods for Dynamic Power Savings in Electronic Memory Operation App 20090268540 - Rao; Hari ; et al.	2009-10-29
System and Method of Conditional Control of Latch Circuit Devices App 20090174453 - Rao; Hari ; et al.	2009-07-09
System and Method of Providing Power Using Switching Circuits App 20090160253 - Rao; Hari ; et al.	2009-06-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.