Ranjan; Om

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ranjan; Om.The latest application filed is for "processing system, related integrated circuit, device and method".

Company Profile

9.8.9

Ranjan; Om - New Delhi IN
RANJAN; Om - Najafgarh IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Functional safety method, corresponding system-on-chip, device and vehicle Grant 11,436,162 - Gemelli , et al. September 6, 2	2022-09-06
Processing System, Related Integrated Circuit, Device and Method App 20210294534 - Colombo; Roberto ; et al.	2021-09-23
Redundant storage of error correction code (ECC) checkbits for validating proper operation of a static random access memory (SRAM) Grant 11,055,173 - Ranjan , et al. July 6, 2	2021-07-06
Processing system, related integrated circuit, device and method Grant 11,048,525 - Colombo , et al. June 29, 2	2021-06-29
Memory architecture including response manager for error correction circuit Grant 10,860,415 - Ranjan , et al. December 8, 2	2020-12-08
Functional Safety Method, Corresponding System-on-chip, Device And Vehicle App 20200379924 - Gemelli; Riccardo ; et al.	2020-12-03
Redundant Storage Of Error Correction Code (ecc) Checkbits For Validating Proper Operation Of A Static Random Access Memory (sra App 20200110663 - RANJAN; Om ; et al.	2020-04-09
Redundant storage of error correction code (ECC) checkbits for validating proper operation of a static random access memory (SRAM) Grant 10,528,422 - Ranjan , et al. J	2020-01-07
Memory Architecture Including Response Manager For Error Correction Circuit App 20190317851 - RANJAN; Om ; et al.	2019-10-17
Processing System, Related Integrated Circuit, Device And Method App 20190258493 - Colombo; Roberto ; et al.	2019-08-22
Memory architecture including response manager for error correction circuit Grant 10,379,937 - Ranjan , et al. A	2019-08-13
Redundant Storage Of Error Correction Code (ecc) Checkbits For Validating Proper Operation Of A Static Random Access Memory (sra App 20190146868 - Ranjan; Om ; et al.	2019-05-16
Memory Architecture Including Response Manager For Error Correction Circuit App 20190129790 - Ranjan; Om ; et al.	2019-05-02
Electronic device having fault monitoring for a memory and associated methods Grant 9,990,245 - Ranjan , et al. June 5, 2	2018-06-05
Electronic Device Having Fault Monitoring For A Memory And Associated Methods App 20170147416 - RANJAN; Om ; et al.	2017-05-25
Safe scheduler for finite state deterministic application Grant 9,558,052 - Ranjan , et al. January 31, 2	2017-01-31
Safe Scheduler For Finite State Deterministic Application App 20150268133 - Ranjan; Om ; et al.	2015-09-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.