Ranganathan Vishwanathan; Karthik
Patent Applications and Registrations
Patent applications and USPTO patent grants for Ranganathan Vishwanathan; Karthik.The latest application filed is for "handler based automated testing of integrated circuits in an electronic device".
- Ranganathan Vishwanathan; Karthik - San Diego CA
| Patent | Date |
|---|---|
| Dynamic multi-core processor voltage scaling based on online core count Grant 10,488,902 - Pagarkar , et al. Nov | 2019-11-26 |
| Handler Based Automated Testing Of Integrated Circuits In An Electronic Device App 20170023643 - LoCicero; Rae-Ann Sobral ; et al. | 2017-01-26 |
| Dynamic Multi-core Processor Voltage Scaling Based On Online Core Count App 20160246343 - Pagarkar; Sajjad ; et al. | 2016-08-25 |
| Method And Apparatus For High Volume System Level Testing Of Logic Devices With Pop Memory App 20140361800 - Ranganathan Vishwanathan; Karthik ; et al. | 2014-12-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 