Rangan; Gopinath

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rangan; Gopinath.The latest application filed is for "systems and methods to track, store, and manage events, rights and liabilities".

Company Profile

2.21.0

Rangan; Gopinath - Milpitas CA
Rangan; Gopinath - Fontainebleau N/A FR
Rangan; Gopinath - Santa Clara CA
Rangan; Gopinath - San Francisco CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems and methods to track, store, and manage events, rights and liabilities Grant 11,023,604 - Rangan , et al. June 1, 2	2021-06-01
Systems and methods for adaptive learning to replicate peak performance of human decision making Grant 10,949,856 - Rangan March 16, 2	2021-03-16
Systems and methods for traffic management via inter-party resource allocation Grant 10,818,170 - Rangan October 27, 2	2020-10-27
Systems and methods to track, store, and manage events, rights and liabilities Grant 10,586,062 - Rangan , et al.	2020-03-10
Blockchain based transaction management Grant 10,521,780 - Hopkins, III , et al. Dec	2019-12-31
Distribution of return paths for improved impedance control and reduced crosstalk Grant 9,504,156 - Rangan , et al. November 22, 2	2016-11-22
Input buffer for multiple differential I/O standards Grant 7,710,149 - Chung , et al. May 4, 2	2010-05-04
Input buffer for multiple differential I/O standards Grant 7,425,844 - Chung , et al. September 16, 2	2008-09-16
Apparatus and method for RTL modeling of a register Grant 7,308,659 - Rangan , et al. December 11, 2	2007-12-11
Techniques for controlling on-chip termination resistance using voltage range detection Grant 7,218,155 - Chang , et al. May 15, 2	2007-05-15
Input buffer for multiple differential I/O standards Grant 7,215,143 - Chung , et al. May 8, 2	2007-05-08
Dual-port SRAM in a programmable logic device Grant 6,992,947 - Pan , et al. January 31, 2	2006-01-31
Over-voltage protection of integrated circuit I/O pins Grant 6,970,024 - Reese , et al. November 29, 2	2005-11-29
On/off reference voltage switch for multiple I/O standards Grant 6,911,860 - Wang , et al. June 28, 2	2005-06-28
Schmitt trigger circuit with adjustable trip point voltages Grant 6,870,413 - Chang , et al. March 22, 2	2005-03-22
Input buffer for multiple differential I/O standards Grant 6,825,692 - Chung , et al. November 30, 2	2004-11-30
Configurable decoder for addressing a memory Grant 6,747,903 - Pan , et al. June 8, 2	2004-06-08
Programmable, staged, bus hold and weak pull-up for bi-directional I/O Grant 6,731,137 - Rangan , et al. May 4, 2	2004-05-04
Dual-port SRAM in a programmable logic device Grant 6,661,733 - Pan , et al. December 9, 2	2003-12-09
Programmable logic integrated circuit devices with differential signaling capabilities Grant 6,433,579 - Wang , et al. August 13, 2	2002-08-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.