loadpatents
name:-0.020210027694702
name:-0.023499011993408
name:-0.018542051315308
Rana; Parvinder Kumar Patent Filings

Rana; Parvinder Kumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rana; Parvinder Kumar.The latest application filed is for "bitline precharge system for a semiconductor memory device".

Company Profile
18.21.22
  • Rana; Parvinder Kumar - Bangalore IN
  • Rana; Parvinder Kumar - Hwansung-si KR
  • Rana; Parvinder Kumar - Bengaluru IN
  • Rana; Parvinder Kumar - Karnataka IN
  • Rana; Parvinder Kumar - Ambala IN
  • Rana; Parvinder Kumar - Ambala Cantt. IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Bitline Precharge System For A Semiconductor Memory Device
App 20220108744 - Pulluru; Lava Kumar ;   et al.
2022-04-07
Level Shifter Circuits
App 20220103163 - GUPTA; Ankur ;   et al.
2022-03-31
Level shifter circuits
Grant 11,290,092 - Gupta , et al. March 29, 2
2022-03-29
Method for high performance standard cell design techniques in FinFET based library using local layout effects (LLE)
Grant 11,271,011 - Agarwal , et al. March 8, 2
2022-03-08
Circuits For Power Down Leakage Reduction In Random-access Memory
App 20220028449 - GUPTA; Ankur ;   et al.
2022-01-27
Static random-access memory (SRAM) system with delay tuning and control and a method thereof
Grant 11,017,848 - Jain , et al. May 25, 2
2021-05-25
Apparatus and methods for compensating for variations in fabrication process of component(s) in a memory
Grant 10,998,018 - Ranjan , et al. May 4, 2
2021-05-04
Static Random-access Memory (sram) System With Delay Tuning And Control And A Method Thereof
App 20210118494 - JAIN; Ambuj ;   et al.
2021-04-22
Apparatus And Methods For Compensating For Variations In Fabrication Process Of Component(s) In A Memory
App 20210110854 - RANJAN; Shubham ;   et al.
2021-04-15
Method For High Performance Standard Cell Design Techniques In Finfet Based Library Using Local Layout Effects (lle)
App 20200343267 - AGARWAL; Shyam ;   et al.
2020-10-29
Static random-access memory with virtual banking architecture, and system and method including the same
Grant 10,803,929 - Pulluru , et al. October 13, 2
2020-10-13
Method for high performance standard cell design techniques in FinFET based library using local layout effects (LLE)
Grant 10,748,932 - Agarwal , et al. A
2020-08-18
Static Random-access Memory With Virtual Banking Architecture, And System And Method Including The Same
App 20200251164 - Kind Code
2020-08-06
Flip-flop with single pre-charge node
Grant 10,715,118 - Agarwal , et al.
2020-07-14
Methods and systems for performing decoding in finFET based memories
Grant 10,672,443 - Gupta , et al.
2020-06-02
Static random-access memory with virtual banking architecture, and system and method including the same
Grant 10,665,295 - Pulluru , et al.
2020-05-26
Low voltage tolerant ultra-low power edge triggered flip-flop for standard cell library
Grant 10,651,850 - Mittal , et al.
2020-05-12
Methods And Systems For Performing Decoding In Finfet Based Memories
App 20200075070 - GUPTA; Ankur ;   et al.
2020-03-05
Low Voltage Tolerant Ultra-low Power Edge Triggered Flip-flop For Standard Cell Library
App 20200067507 - Mittal; Sajal ;   et al.
2020-02-27
Sense amplifier flip-flop and method for fixing setup time violations in an integrated circuit
Grant 10,566,959 - Mittal , et al. Feb
2020-02-18
D Flip-flops With Low Clock Dissipation Power
App 20200044631 - AGARWAL; Shyam ;   et al.
2020-02-06
Methods and apparatuses to reduce power dissipation in a static random access memory (SRAM) device
Grant 10,522,218 - Rana , et al. Dec
2019-12-31
Memory providing signal buffering scheme for array and periphery signals and operating method of the same
Grant 10,304,507 - Joshi , et al.
2019-05-28
Static Random-access Memory With Virtual Banking Architecture, And System And Method Including The Same
App 20190147944 - PULLURU; LAVA KUMAR ;   et al.
2019-05-16
Methods And Apparatuses To Reduce Power Dissipation In A Static Random Access Memory (sram) Device
App 20190147943 - RANA; Parvinder Kumar ;   et al.
2019-05-16
Flip-flop With Single Pre-charge Node
App 20190058461 - AGARWAL; Shyam ;   et al.
2019-02-21
Method For High Performance Standard Cell Design Techniques In Finfet Based Library Using Local Layout Effects (lle)
App 20190006388 - Agarwal; Shyam ;   et al.
2019-01-03
System on-chip (SoC) device with dedicated clock generator for memory banks
Grant 10,147,493 - Rana , et al. De
2018-12-04
Method for high performance standard cell design techniques in finFET based library using local layout effects (LLE)
Grant 10,103,172 - Agarwal , et al. October 16, 2
2018-10-16
Memory Providing Signal Buffering Scheme For Array And Periphery Signals And Operating Method Of The Same
App 20180204607 - JOSHI; Manish Chandra ;   et al.
2018-07-19
System On-chip (soc) Device With Dedicated Clock Generator For Memory Banks
App 20180174657 - RANA; Parvinder Kumar ;   et al.
2018-06-21
Method For High Performance Standard Cell Design Techniques In Finfet Based Library Using Local Layout Effects (lle)
App 20180083036 - AGARWAL; Shyam ;   et al.
2018-03-22
Automatic latch-up prevention in SRAM
Grant 9,496,024 - Sridhara , et al. November 15, 2
2016-11-15
High performance two-port SRAM architecture using 8T high performance single port bit cell
Grant 8,958,254 - Joshi , et al. February 17, 2
2015-02-17
High Performance Two-port Sram Architecture Using 8t High Performance Single-port Bit Cell
App 20130215689 - Joshi; Manish Chandra ;   et al.
2013-08-22
Voltage compensated tracking circuit in SRAM
Grant 8,284,626 - Prasad , et al. October 9, 2
2012-10-09
Margin testing of static random access memory cells
Grant 8,228,749 - Deng , et al. July 24, 2
2012-07-24
Fast start-up crystal oscillator
Grant 8,120,439 - Shrivastava , et al. February 21, 2
2012-02-21
Margin Testing of Static Random Access Memory Cells
App 20110299349 - Deng; Xiaowei ;   et al.
2011-12-08
Voltage Compensated Tracking Circuit In Sram
App 20110216618 - Prasad; Ravi Shankar ;   et al.
2011-09-08
Fast Start-up Crystal Oscillator
App 20110037527 - Shrivastava; Aatmesh ;   et al.
2011-02-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed