loadpatents
Patent applications and USPTO patent grants for Ramachandran; Aparna.The latest application filed is for "methods for isolating microvesicles".
Patent | Date |
---|---|
Methods for isolating microvesicles and extracting nucleic acids from biological samples Grant 11,268,085 - Skog , et al. March 8, 2 | 2022-03-08 |
Methods For Isolating Microvesicles App 20210171934 - ENDERLE; Daniel ;   et al. | 2021-06-10 |
Methods For Isolating Microvesicles And Extracting Nucleic Acids From Biological Samples App 20200032243 - SKOG; Johan Karl Olov ;   et al. | 2020-01-30 |
Methods for isolating microvesicles and extracting nucleic acids from biological samples Grant 10,465,183 - Skog , et al. No | 2019-11-05 |
Adaptive power grid generation Grant 10,185,801 - Vedantam , et al. Ja | 2019-01-22 |
Adaptive Power Grid Generation App 20180203971 - Vedantam; Kiran Kishore ;   et al. | 2018-07-19 |
Multi-layer full dense mesh Grant 9,773,727 - Collier , et al. September 26, 2 | 2017-09-26 |
Methods For Isolating Microvesicles And Extracting Nucleic Acids From Biological Samples App 20170198280 - Skog; Johan Karl Olov ;   et al. | 2017-07-13 |
Multi-layer Full Dense Mesh App 20170092579 - Collier; Duncan C. ;   et al. | 2017-03-30 |
Methods For Isolating Microvesicles App 20150353920 - Enderle; Daniel ;   et al. | 2015-12-10 |
Use Of Microvesicles In Diagnosis, Prognosis, And Treatment Of Medical Diseases And Conditions App 20150252428 - Comper; Wayne ;   et al. | 2015-09-10 |
Die Power Structure App 20140009219 - Ramachandran; Aparna ;   et al. | 2014-01-09 |
Die power structure Grant 8,547,167 - Ramachandran , et al. October 1, 2 | 2013-10-01 |
Die Power Structure App 20130120054 - Ramachandran; Aparna ;   et al. | 2013-05-16 |
Die power structure Grant 8,368,226 - Ramachandran , et al. February 5, 2 | 2013-02-05 |
Combined power mesh transition and signal overpass/underpass Grant 8,269,333 - Ramachandran , et al. September 18, 2 | 2012-09-18 |
Die Power Structure App 20120161856 - Ramachandran; Aparna ;   et al. | 2012-06-28 |
Combined Power Mesh Transition And Signal Overpass/underpass App 20110147915 - Ramachandran; Aparna ;   et al. | 2011-06-23 |
Generating different delay ratios for a strobe delay Grant 7,109,767 - Amick , et al. September 19, 2 | 2006-09-19 |
Digital delay locked loop with extended phase capture range Grant 7,107,475 - Amick , et al. September 12, 2 | 2006-09-12 |
Methods and circuits for balancing bitline precharge Grant 6,940,771 - Kant , et al. September 6, 2 | 2005-09-06 |
Methods and circuits for balancing bitline precharge App 20040151044 - Kant, Shree ;   et al. | 2004-08-05 |
Low power memory design with asymmetric bit line driver Grant 6,707,721 - Singh , et al. March 16, 2 | 2004-03-16 |
High performance address decode technique for arrays Grant 6,646,951 - Kant , et al. November 11, 2 | 2003-11-11 |
Low power memory design with asymmetric bit line driver App 20030174535 - Singh, Gajendra ;   et al. | 2003-09-18 |
High performance address decode technique for arrays App 20030076732 - Kant, Shree ;   et al. | 2003-04-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.