loadpatents
name:-0.0083529949188232
name:-0.0044400691986084
name:-0.00037789344787598
Rakotoniana; Jean Patrice Patent Filings

Rakotoniana; Jean Patrice

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rakotoniana; Jean Patrice.The latest application filed is for "semiconductor wafer pre-process annealing and gettering method and system for solar cell formation".

Company Profile
0.5.8
  • Rakotoniana; Jean Patrice - Berlin N/A DE
  • Rakotoniana; Jean Patrice - Cupertino CA
  • Rakotoniana; Jean Patrice - 12456 Berlin DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and system for forming a silicon ingot using a low-grade silicon feedstock
Grant 8,882,912 - Kirscht , et al. November 11, 2
2014-11-11
Semiconductor Wafer Pre-process Annealing And Gettering Method And System For Solar Cell Formation
App 20110309478 - Kirscht; Fritz ;   et al.
2011-12-22
Method And System For Forming A Silicon Ingot Using A Low-grade Silicon Feedstock
App 20110211995 - Kirscht; Fritz ;   et al.
2011-09-01
Semiconductor wafer pre-process annealing and gettering method and system for solar cell formation
Grant 8,008,107 - Kirscht , et al. August 30, 2
2011-08-30
Method and system for forming a silicon ingot using a low-grade silicon feedstock
Grant 7,955,433 - Kirscht , et al. June 7, 2
2011-06-07
Method and system for controlling resistivity in ingots made of compensated feedstock silicon
Grant 7,651,566 - Kirscht , et al. January 26, 2
2010-01-26
Method And System For Controlling Resistivity In Ingots Made Of Compensated Feedstock Silicon
App 20090026423 - Kirscht; Fritz ;   et al.
2009-01-29
Method And System For Forming A Silicon Ingot Using A Low-grade Silicon Feedstock
App 20090028773 - Kirscht; Fritz ;   et al.
2009-01-29
Large Grain, Multi-crystalline Semiconductor Ingot Formation Method And System
App 20080257254 - Linke; Dieter ;   et al.
2008-10-23
Method And System For Removing Impurities From Low-grade Crystalline Silicon Wafers
App 20080197454 - Rakotoniana; Jean Patrice ;   et al.
2008-08-21
Method and system for forming a higher purity semiconductor ingot using low purity semiconductor feedstock
App 20080178793 - Heuer; Matthias ;   et al.
2008-07-31
Semiconductor wafer pre-process annealing & gettering method and system for solar cell formation
App 20080157241 - Kirscht; Fritz ;   et al.
2008-07-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed