Rajwani; Iqbal
Patent Applications and Registrations
Patent applications and USPTO patent grants for Rajwani; Iqbal.The latest application filed is for "enabling product skus based on chiplet configurations".
- Rajwani; Iqbal - Roseville CA
| Patent | Date |
|---|---|
| Disaggregation of System-On-Chip (SOC) architecture Grant 11,410,266 - Matam , et al. August 9, 2 | 2022-08-09 |
| Enabling product SKUS based on chiplet configurations Grant 11,386,521 - Koker , et al. July 12, 2 | 2022-07-12 |
| Enabling Product Skus Based On Chiplet Configurations App 20220188967 - Koker; Altug ; et al. | 2022-06-16 |
| Disaggregation Of System-on-chip (soc) Architecture App 20220180468 - Matam; Naveen ; et al. | 2022-06-09 |
| Disaggregation Of System-on-chip (soc) Architecture App 20220036500 - Matam; Naveen ; et al. | 2022-02-03 |
| Enabling Product Skus Based On Chiplet Configurations App 20210256654 - Koker; Altug ; et al. | 2021-08-19 |
| Energy Efficient Memory Array With Optimized Burst Read And Write Data Access, And Scheme For Reading And Writing Data From/to Rearranged Memory Subarray Where Unused Metadata Is Stored In A Sparsity Map App 20210193196 - Augustine; Charles ; et al. | 2021-06-24 |
| Disaggregation Of Soc Architecture App 20210133913 - Matam; Naveen ; et al. | 2021-05-06 |
| Dynamic Power Budget Allocation In Multi-processor System App 20210064111 - Kaburlasos; Nikos ; et al. | 2021-03-04 |
| Enabling product SKUs based on chiplet configurations Grant 10,909,652 - Koker , et al. February 2, 2 | 2021-02-02 |
| Disaggregation of SOC architecture Grant 10,803,548 - Matam , et al. October 13, 2 | 2020-10-13 |
| Disaggregation Of Soc Architecture App 20200294181 - Matam; Naveen ; et al. | 2020-09-17 |
| Enabling Product Skus Based On Chiplet Configurations App 20200294180 - Koker; Altug ; et al. | 2020-09-17 |
| Dynamic power budget allocation in multi-processor system Grant 10,747,286 - Kaburlasos , et al. A | 2020-08-18 |
| Dynamic Power Budget Allocation In Multi-processor System App 20190377395 - Kaburlasos; Nikos ; et al. | 2019-12-12 |
| Low-power clock gate circuit Grant 10,491,217 - Hsu , et al. Nov | 2019-11-26 |
| Power switching circuitry including power-up control Grant 10,333,379 - Sutanthavibul , et al. | 2019-06-25 |
| Low-power Clock Gate Circuit App 20190044511 - HSU; Steven ; et al. | 2019-02-07 |
| Power Switching Circuitry Including Power-up Control App 20180175832 - Sutanthavibul; Suphachai Chai ; et al. | 2018-06-21 |
| Assist circuit for memory Grant 9,685,208 - Kulkarni , et al. June 20, 2 | 2017-06-20 |
| Assist Circuit For Memory App 20160225419 - Kulkarni; Jaydeep P. ; et al. | 2016-08-04 |
| Assist circuit for memory Grant 9,355,694 - Kulkarni , et al. May 31, 2 | 2016-05-31 |
| Assist Circuit For Memory App 20150279438 - Kulkarni; Jaydeep P. ; et al. | 2015-10-01 |
| Low power delay controlled zero sensitive sense amplifier Grant 7,130,236 - Rajwani , et al. October 31, 2 | 2006-10-31 |
| Low Power Delay Controlled Zero Sensitive Sense Amplifier App 20060209606 - Rajwani; Iqbal ; et al. | 2006-09-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 