loadpatents
name:-0.0076630115509033
name:-0.0053348541259766
name:-0.0046560764312744
Rajagopal; Devraj Matharampallil Patent Filings

Rajagopal; Devraj Matharampallil

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rajagopal; Devraj Matharampallil.The latest application filed is for "high speed integrated circuit testing".

Company Profile
4.5.8
  • Rajagopal; Devraj Matharampallil - Bangalore IN
  • RAJAGOPAL; Devraj Matharampallil - Bengaluru IN
  • Rajagopal; Devraj Matharampallil - Suwon-si KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High Speed Integrated Circuit Testing
App 20220221512 - Rajagopal; Devraj Matharampallil ;   et al.
2022-07-14
Robust Noise Immune, Low-skew, Pulse Width Retainable Glitch-filter
App 20210075411 - MALAKAR; Jhankar ;   et al.
2021-03-11
Robust noise immune, low-skew, pulse width retainable glitch-filter
Grant 10,873,325 - Malakar , et al. December 22, 2
2020-12-22
Failsafe Device
App 20200177183 - HEGDE; Bharat Gajanan ;   et al.
2020-06-04
Failsafe device
Grant 10,673,436 - Hegde , et al.
2020-06-02
Robust Noise Immune, Low-skew, Pulse Width Retainable Glitch-filter
App 20200119726 - MALAKAR; Jhankar ;   et al.
2020-04-16
Schmitt trigger circuit and non-volatile memory device including the same
Grant 9,929,724 - Rajagopal , et al. March 27, 2
2018-03-27
Schmitt Trigger Circuit And Non-volatile Memory Device Including The Same
App 20160241220 - RAJAGOPAL; DEVRAJ MATHARAMPALLIL ;   et al.
2016-08-18
Technique to realize high voltage IO driver in a low voltage BiCMOS process
Grant 9,054,695 - Dasgupta , et al. June 9, 2
2015-06-09
Method to achieve true fail safe compliance and ultra low pin current during power-up sequencing for mobile interfaces
Grant 9,000,799 - Rajagopal , et al. April 7, 2
2015-04-07
Technique To Realize High Voltage Io Driver In A Low Voltage Bicmos Process
App 20150091616 - Dasgupta; Samiran ;   et al.
2015-04-02
Method To Achieve True Fail Safe Compliance And Ultra Low Pin Current During Power-up Sequencing For Mobile Interfaces
App 20150091608 - Rajagopal; Devraj Matharampallil ;   et al.
2015-04-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed