Rai; Dharmendra Kumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rai; Dharmendra Kumar.The latest application filed is for "memory banks with shared input/output circuitry".

Company Profile

0.9.13

Rai; Dharmendra Kumar - Bangalore IN
Rai; Dharmendra Kumar - Uttar Pradesh IN
Rai; Dharmendra Kumar - Utter Pradesh IN
Rai; Dharmendra Kumar - Mau IN
Rai; Dharmendra Kumar - Uttar Predish N/A IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems and methods for voltage level shifting in a device Grant 9,584,123 - Rai , et al. February 28, 2	2017-02-28
Area-efficient process-and-temperature-adaptive self-time scheme for performance and power improvement Grant 9,424,900 - Goel , et al. August 23, 2	2016-08-23
Memory sense amplifier and column pre-charger Grant 9,281,055 - Sahu , et al. March 8, 2	2016-03-08
Memory banks with shared input/output circuitry Grant 9,275,686 - Patel , et al. March 1, 2	2016-03-01
Area-efficient, high-speed, dynamic-circuit-based sensing scheme for dual-rail SRAM memories Grant 9,251,889 - Goel , et al. February 2, 2	2016-02-02
Memory Banks With Shared Input/output Circuitry App 20150348594 - Patel; Manish Umedlal ; et al.	2015-12-03
Word Line Decoders For Dual Rail Static Random Access Memories App 20150302918 - Roy; Rajiv Kumar ; et al.	2015-10-22
Memory Sense Amplifier And Column Pre-Charger App 20150269990 - Sahu; Rahul ; et al.	2015-09-24
Systems And Methods For Voltage Level Shifting In A Device App 20150263732 - Rai; Dharmendra Kumar ; et al.	2015-09-17
Differential latch word line assist for SRAM Grant 9,111,637 - Sahu , et al. August 18, 2	2015-08-18
Integrated Read/write Tracking In Sram App 20150213881 - Rai; Dharmendra Kumar ; et al.	2015-07-30
Area-efficient, High-speed, Dynamic-circuit-based Sensing Scheme For Dual-rail Sram Memories App 20150206578 - GOEL; Ankur ; et al.	2015-07-23
Area-efficient Process-and-temperature-adaptive Self-time Scheme For Performance And Power Improvement App 20150155021 - GOEL; Ankur ; et al.	2015-06-04
Bit-Line Discharge Assistance in Memory Devices App 20150085592 - Rai; Dharmendra Kumar ; et al.	2015-03-26
Write-tracking Circuitry For Memory Devices App 20140233302 - Rai; Dharmendra Kumar ; et al.	2014-08-21
Write-tracking circuitry for memory devices Grant 8,811,070 - Rai , et al. August 19, 2	2014-08-19
BTI-Independent Source Biasing of Memory Arrays App 20140036612 - Rai; Dharmendra Kumar	2014-02-06
Memory device with area efficient power gating circuitry Grant 8,462,562 - Goel , et al. June 11, 2	2013-06-11
Memory Device With Area Efficient Power Gating Circuitry App 20130128676 - Goel; Ankur ; et al.	2013-05-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.