Rahman; Ardasheir

Patent Applications and Registrations

Patent applications and USPTO patent grants for Rahman; Ardasheir.The latest application filed is for "stacked vertical transport field-effect transistor logic gate structures with shared epitaxial layers".

Company Profile

12.11.14

Rahman; Ardasheir - Schenectady NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Stacked Vertical Transport Field-effect Transistor Logic Gate Structures With Shared Epitaxial Layers App 20220181321 - Kang; Tsung-Sheng ; et al.	2022-06-09
Staggered Stacked Vertical Crystalline Semiconducting Channels App 20220149042 - Kang; Tsung-Sheng ; et al.	2022-05-12
Staggered stacked vertical crystalline semiconducting channels Grant 11,251,182 - Kang , et al. February 15, 2	2022-02-15
Vertical field-effect transistor with T-shaped gate Grant 11,217,680 - Song , et al. January 4, 2	2022-01-04
Selective source/drain recess for improved performance, isolation, and scaling Grant 11,205,723 - Rahman , et al. December 21, 2	2021-12-21
Self aligned block masks for implantation control Grant 11,177,132 - Wang , et al. November 16, 2	2021-11-16
Staggered Stacked Vertical Crystalline Semiconducting Channels App 20210296314 - Kang; Tsung-Sheng ; et al.	2021-09-23
Nanosheet device with tall suspension and tight contacted gate poly-pitch Grant 11,094,803 - Xie , et al. August 17, 2	2021-08-17
Nanosheet structures having vertically oriented and horizontally stacked nanosheets Grant 11,094,781 - Xie , et al. August 17, 2	2021-08-17
Nanosheet Device With Tall Suspension And Tight Contacted Gate Poly-pitch App 20210234018 - Xie; Ruilong ; et al.	2021-07-29
Nanosheet Structures Having Vertically Oriented And Horizontally Stacked Nanosheets App 20210134949 - XIE; Ruilong ; et al.	2021-05-06
Spacer-confined epitaxial growth Grant 10,978,573 - Yogendra , et al. April 13, 2	2021-04-13
Spacer-confined Epitaxial Growth App 20210013321 - Yogendra; Karthik ; et al.	2021-01-14
Self Aligned Block Masks For Implantation Control App 20210005459 - Wang; Junli ; et al.	2021-01-07
Selective Source/drain Recess For Improved Performance, Isolation, And Scaling App 20200411682 - Rahman; Ardasheir ; et al.	2020-12-31
Vertical Field-effect Transistor With T-shaped Gate App 20200373413 - Song; Yi ; et al.	2020-11-26
Source and drain contact cut last process to enable wrap-around-contact Grant 10,840,345 - Greene , et al. November 17, 2	2020-11-17
Three-dimensional monolithic vertical field effect transistor logic gates Grant 10,727,139 - Hook , et al.	2020-07-28
Source And Drain Contact Cut Last Process To Enable Wrap-around-contact App 20200152756 - GREENE; Andrew ; et al.	2020-05-14
Source And Drain Contact Cut Last Process To Enable Wrap-around-contact App 20200152751 - Greene; Andrew ; et al.	2020-05-14
Three-dimensional Stacked Vertical Transport Field Effect Transistor Logic Gate With Buried Power Bus App 20190221484 - Hook; Terry ; et al.	2019-07-18
Three-dimensional stacked vertical transport field effect transistor logic gate with buried power bus Grant 10,325,821 - Hook , et al.	2019-06-18
Three-dimensional Monolithic Vertical Field Effect Transistor Logic Gates App 20190181055 - Hook; Terry ; et al.	2019-06-13
Three-dimensional Stacked Vertical Transport Field Effect Transistor Logic Gate With Buried Power Bus App 20190181054 - Hook; Terry ; et al.	2019-06-13
Three-dimensional monolithic vertical field effect transistor logic gates Grant 10,217,674 - Hook , et al. Feb	2019-02-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.