loadpatents
Patent applications and USPTO patent grants for Rahhal-Orabi; Nadia M..The latest application filed is for "self-aligned contacts".
Patent | Date |
---|---|
Optimizing gate profile for performance and gate fill Grant 11,205,707 - Rahhal-Orabi , et al. December 21, 2 | 2021-12-21 |
Self-aligned Contacts App 20210134673 - BOHR; Mark T. ;   et al. | 2021-05-06 |
Self-aligned contacts Grant 10,930,557 - Bohr , et al. February 23, 2 | 2021-02-23 |
Differential work function between gate stack metals to reduce parasitic capacitance Grant 10,797,150 - Ma , et al. October 6, 2 | 2020-10-06 |
Self-aligned Contacts App 20200251387 - Kind Code | 2020-08-06 |
Self-aligned contacts Grant 10,629,483 - Bohr , et al. | 2020-04-21 |
Transistor with a sub-fin dielectric region under a gate Grant 10,580,865 - Rachmady , et al. | 2020-03-03 |
Well-based integration of heteroepitaxial N-type transistors with P-type transistors Grant 10,461,082 - Rachmady , et al. Oc | 2019-10-29 |
High electron mobility transistors with localized sub-fin isolation Grant 10,431,690 - Rachmady , et al. O | 2019-10-01 |
Self-aligned Contacts App 20190051558 - Bohr; Mark T. ;   et al. | 2019-02-14 |
Self-aligned contacts Grant 10,141,226 - Bohr , et al. Nov | 2018-11-27 |
Transistor With A Sub-fin Dielectric Region Under A Gate App 20180337235 - RACHMADY; WILLY ;   et al. | 2018-11-22 |
Differential Work Function Between Gate Stack Metals To Reduce Parasitic Capacitance App 20180315827 - MA; Sean T. ;   et al. | 2018-11-01 |
High Electron Mobility Transistors With Localized Sub-fin Isolation App 20180158957 - RACHMADY; Willy ;   et al. | 2018-06-07 |
Well-based Integration Of Heteroepitaxial N-type Transistors With P-type Transistors App 20180130801 - Rachmady; Willy ;   et al. | 2018-05-10 |
Self-aligned Contacts App 20180096891 - Bohr; Mark T. ;   et al. | 2018-04-05 |
Internal spacers for nanowire transistors and method of fabrication thereof Grant 9,935,205 - Kim , et al. April 3, 2 | 2018-04-03 |
Apparatus and methods of forming fin structures with asymmetric profile Grant 9,929,273 - Rachmady , et al. March 27, 2 | 2018-03-27 |
Self-aligned contacts Grant 9,892,967 - Bohr , et al. February 13, 2 | 2018-02-13 |
Apparatus And Methods Of Forming Fin Structures With Asymmetric Profile App 20180013000 - Rachmady; Willy ;   et al. | 2018-01-11 |
Optimizing Gate Profile For Performance And Gate Fill App 20170330955 - RAHHAL-ORABI; NADIA M. ;   et al. | 2017-11-16 |
Apparatus And Methods Of Forming Fin Structures With Sidewall Liner App 20170323955 - Rachmady; Willy ;   et al. | 2017-11-09 |
Ingaas Epi Structure And Wet Etch Process For Enabling Iii-v Gaa In Art Trench App 20170263706 - GARDNER; Sanaz K. ;   et al. | 2017-09-14 |
Internal Spacers For Nanowire Transistors And Method Of Fabrication Thereof App 20170047452 - Kim; Seiyon ;   et al. | 2017-02-16 |
Self-aligned Contacts App 20170040218 - Bohr; Mark T. ;   et al. | 2017-02-09 |
Self-aligned contacts Grant 9,508,821 - Bohr , et al. November 29, 2 | 2016-11-29 |
Internal spacers for nanowire transistors and method of fabrication thereof Grant 9,508,796 - Kim , et al. November 29, 2 | 2016-11-29 |
Internal Spacers For Nanowire Transistors And Method Of Fabrication Thereof App 20160211322 - KIM; Seiyon ;   et al. | 2016-07-21 |
Self-aligned contacts App 20160155815 - BOHR; Mark T. ;   et al. | 2016-06-02 |
Prevention of metal loss in wafer processing Grant 9,305,771 - Sundararajan , et al. April 5, 2 | 2016-04-05 |
Double patterning lithography techniques Grant 9,142,421 - Wallace , et al. September 22, 2 | 2015-09-22 |
Self-aligned contacts Grant 9,093,513 - Bohr , et al. July 28, 2 | 2015-07-28 |
Prevention Of Metal Loss In Wafer Processing App 20150179463 - Sundararajan; Shakuntala ;   et al. | 2015-06-25 |
Double Patterning Lithography Techniques App 20140017899 - Wallace; Charles H. ;   et al. | 2014-01-16 |
Self-aligned Contacts App 20130178033 - Bohr; Mark T. ;   et al. | 2013-07-11 |
Self-aligned contacts Grant 8,436,404 - Bohr , et al. May 7, 2 | 2013-05-07 |
Self-aligned contacts App 20110156107 - Bohr; Mark T. ;   et al. | 2011-06-30 |
Enhanced nitride layers for metal oxide semiconductors Grant 7,314,836 - Golonzka , et al. January 1, 2 | 2008-01-01 |
Method of forming trench contacts for MOS transistors App 20070218685 - Sivakumar; Swaminathan ;   et al. | 2007-09-20 |
Enhanced nitride layers for metal oxide semiconductors App 20060003597 - Golonzka; Oleg ;   et al. | 2006-01-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.