loadpatents
name:-0.02175498008728
name:-0.017515897750854
name:-0.004817008972168
Ragnarsson; Lars-Ake Patent Filings

Ragnarsson; Lars-Ake

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ragnarsson; Lars-Ake.The latest application filed is for "semiconductor processing system with in-situ electrical bias and methods thereof".

Company Profile
3.18.23
  • Ragnarsson; Lars-Ake - Haverlee BE
  • Ragnarsson; Lars-Ake - Heverlee BE
  • Ragnarsson; Lars-Ake - Leuven BE
  • Ragnarsson; Lars-Ake - New York NY
  • Ragnarsson; Lars-Ake - Katonah NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor Processing System with In-Situ Electrical Bias and Methods Thereof
App 20220262921 - Hurley; David ;   et al.
2022-08-18
Semiconductor devices and methods of forming the same
Grant 11,367,662 - Dentoni Litta , et al. June 21, 2
2022-06-21
Semiconductor processing system with in-situ electrical bias and methods thereof
Grant 11,335,792 - Hurley , et al. May 17, 2
2022-05-17
Semiconductor Processing System With In-situ Electrical Bias And Methods Thereof
App 20210313444 - Hurley; David ;   et al.
2021-10-07
Semiconductor Processing Systems With In-situ Electrical Bias
App 20210313189 - Hurley; David ;   et al.
2021-10-07
Semiconductor Devices And Methods Of Forming The Same
App 20210028068 - Dentoni Litta; Eugenio ;   et al.
2021-01-28
Method of forming gate of semiconductor device and semiconductor device having same
Grant 10,607,896 - Ragnarsson , et al.
2020-03-31
Method for manufacturing a dual work function semiconductor device and the semiconductor device made thereof
Grant 10,424,517 - Tseng , et al. Sept
2019-09-24
Method for tuning the effective work function of a metal
Grant 9,892,923 - Dekkers , et al. February 13, 2
2018-02-13
Method Of Forming Gate Of Semiconductor Device And Semiconductor Device Having Same
App 20170330801 - Ragnarsson; Lars-Ake ;   et al.
2017-11-16
Method for Manufacturing A Dual Work Function Semiconductor Device and the Semiconductor Device Made Thereof
App 20160365289 - Tseng; Joshua ;   et al.
2016-12-15
Method for tuning the effective work function of a metal
App 20160196976 - DEKKERS; Hendrik F.W. ;   et al.
2016-07-07
Method for manufacturing a semiconductor device comprising transistors each having a different effective work function
Grant 9,287,273 - Ragnarsson , et al. March 15, 2
2016-03-15
Method for manufacturing a dual work function semiconductor device
Grant 9,245,759 - Schram , et al. January 26, 2
2016-01-26
Method For Manufacturing A Semiconductor Device Comprising Transistors Each Having A Different Effective Work Function
App 20150357244 - Ragnarsson; Lars-Ake ;   et al.
2015-12-10
Method For Manufacturing A Dual Work Function Semiconductor Device
App 20140106556 - Schram; Tom ;   et al.
2014-04-17
Method for fabricating a high-K dielectric layer
Grant 8,211,812 - Ragnarsson , et al. July 3, 2
2012-07-03
Semiconductor structure including mixed rare earth oxide formed on silicon
Grant 7,923,743 - Bojarczuk, Jr. , et al. April 12, 2
2011-04-12
MOSFET devices and methods for making them
Grant 7,812,413 - Chang , et al. October 12, 2
2010-10-12
Method For Manufacturing A Dual Work Function Semiconductor Device And The Semiconductor Device Made Thereof
App 20100219481 - Tseng; Joshua ;   et al.
2010-09-02
Semiconductor Structure Including Mixed Rare Earth Oxide Formed On Silicon
App 20100065815 - Bojarczuk, JR.; Nestor Alexander ;   et al.
2010-03-18
Semiconductor structure including mixed rare earth oxide formed on silicon
Grant 7,648,864 - Bojarczuk, Jr. , et al. January 19, 2
2010-01-19
Atomic layer deposition method for depositing a layer
Grant 7,579,285 - Zimmerman , et al. August 25, 2
2009-08-25
Mosfet Devices And Methods For Making Them
App 20090090971 - Chang; Shih-Hsun ;   et al.
2009-04-09
Aluminum nitride and aluminum oxide/aluminum nitride heterostructure gate dielectric stack based field effect transistors and method for forming same
Grant 7,488,640 - Bojarczuk, Jr. , et al. February 10, 2
2009-02-10
Semiconductor Structure Including Mixed Rare Earth Oxide Formed On Silicon
App 20080308831 - Bojarczuk, JR.; Nestor Alexander ;   et al.
2008-12-18
Method for Controlled Formation of a Gate Dielectric Stack
App 20080308881 - De Gendt; Stefan ;   et al.
2008-12-18
Method For Fabricating A High-k Dielectric Layer
App 20080265380 - Ragnarsson; Lars-Ake ;   et al.
2008-10-30
Method Of Reducing The Interfacial Oxide Thickness
App 20080254605 - Brunco; David ;   et al.
2008-10-16
Semiconductor structure including mixed rare earth oxide formed on silicon
Grant 7,432,550 - Bojarczuk, Jr. , et al. October 7, 2
2008-10-07
Atomic layer deposition method for depositing a layer
App 20070049045 - Zimmerman; Paul ;   et al.
2007-03-01
Complementary metal oxide semiconductor (CMOS) gate stack with high dielectric constant gate dielectric and integrated diffusion barrier
Grant 7,169,674 - Bojarczuk, Jr. , et al. January 30, 2
2007-01-30
Complementary metal oxide semiconductor (CMOS) gate stack with high dielectric constant gate dielectric and integrated diffusion barrier
App 20050156257 - Bojarczuk, Nestor Alexander JR. ;   et al.
2005-07-21
Complementary metal oxide semiconductor (CMOS) gate stack with high dielectric constant gate dielectric and integrated diffusion barrier
Grant 6,891,231 - Bojarczuk, Jr. , et al. May 10, 2
2005-05-10
Method of forming lattice-matched structure on silicon and structure formed thereby
App 20050095815 - Bojarczuk, Nestor Alexander JR. ;   et al.
2005-05-05
Aluminum nitride and aluminum oxide/aluminum nitride heterostructure gate dielectric stack based field effect transistors and method for forming same
App 20050087821 - Bojarczuk, Nestor A. JR. ;   et al.
2005-04-28
Method of forming lattice-matched structure on silicon and structure formed thereby
Grant 6,852,575 - Bojarczuk, Jr. , et al. February 8, 2
2005-02-08
Aluminum nitride and aluminum oxide/aluminum nitride heterostructure gate dielectric stack based field effect transistors and method for forming same
Grant 6,831,339 - Bojarczuk, Jr. , et al. December 14, 2
2004-12-14
Method of forming lattice-matched structure on silicon and structure formed thereby
App 20030008520 - Bojarczuk, Nestor Alexander JR. ;   et al.
2003-01-09
Complementary metal oxide semiconductor (CMOS) gate stack with high dielectric constant gate dielectric and integrated diffusion barrier
App 20020190302 - Bojarczuk, Alexander JR. ;   et al.
2002-12-19
Aluminum nitride and aluminum oxide/aluminum nitride heterostructure gate dielectric stack based field effect transistors and method for forming same
App 20020090773 - Bojarczuk,, Nestor A. JR. ;   et al.
2002-07-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed