loadpatents
name:-0.01175594329834
name:-0.011996030807495
name:-0.0003809928894043
Raghunathan; Shyam Sunder Patent Filings

Raghunathan; Shyam Sunder

Patent Applications and Registrations

Patent applications and USPTO patent grants for Raghunathan; Shyam Sunder.The latest application filed is for "programming memories with multi-level pass signal".

Company Profile
0.11.14
  • Raghunathan; Shyam Sunder - Sunnyvale CA
  • Raghunathan; Shyam Sunder - US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Ramping inhibit voltage during memory programming
Grant 10,658,053 - Rajwade , et al.
2020-05-19
Programming memories with multi-level pass signal
Grant 10,043,574 - Raghunathan , et al. August 7, 2
2018-08-07
Programming Memories With Multi-level Pass Signal
App 20180190347 - Raghunathan; Shyam Sunder ;   et al.
2018-07-05
Ramping Inhibit Voltage During Memory Programming
App 20180122487 - RAJWADE; Shantanu R. ;   et al.
2018-05-03
Programming memories with multi-level pass signal
Grant 9,922,704 - Raghunathan , et al. March 20, 2
2018-03-20
Ramping inhibit voltage during memory programming
Grant 9,792,997 - Rajwade , et al. October 17, 2
2017-10-17
Defect management policies for NAND flash memory
Grant 9,535,777 - Kalavade , et al. January 3, 2
2017-01-03
Ramping Inhibit Voltage During Memory Programming
App 20160372207 - Rajwade; Shantanu R. ;   et al.
2016-12-22
Programming Memories With Multi-level Pass Signal
App 20160307622 - Raghunathan; Shyam Sunder ;   et al.
2016-10-20
Ramping inhibit voltage during memory programming
Grant 9,418,752 - Rajwade , et al. August 16, 2
2016-08-16
Dynamically compensating for degradation of a non-volatile memory device
Grant 9,418,000 - Raghunathan , et al. August 16, 2
2016-08-16
Programming memories with multi-level pass signal
Grant 9,396,791 - Raghunathan , et al. July 19, 2
2016-07-19
Dynamically Compensating For Degradation Of A Non-volatile Memory Device
App 20160180958 - RAGHUNATHAN; SHYAM SUNDER ;   et al.
2016-06-23
Multi-pulse programming for memory
Grant 9,245,645 - Srinivasan , et al. January 26, 2
2016-01-26
Programming Memories With Multi-level Pass Signal
App 20160019949 - Raghunathan; Shyam Sunder ;   et al.
2016-01-21
Ramping Inhibit Voltage During Memory Programming
App 20150279476 - Rajwade; Shantanu R. ;   et al.
2015-10-01
Program VT spread folding for NAND flash memory programming
Grant 9,099,183 - Srinivasan , et al. August 4, 2
2015-08-04
Program Vt Spread Folding For Nand Flash Memory Programming
App 20150179267 - Srinivasan; Charan ;   et al.
2015-06-25
Defect Management Policies For Nand Flash Memory
App 20150149818 - Kalavade; Pranav ;   et al.
2015-05-28
Multi-pulse Programming For Memory
App 20150043275 - Srinivasan; Charan ;   et al.
2015-02-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed